



SERVICE MANUAL

PC40-III

MARCH, 1989

PN-314134-01

CBM INTER-COMPANY (NOT FOR RESALE)

Commodore Business Machines, Inc.

1200 Wilson Drive, West Chester, Pennsylvania 19380 U.S.A.

Commodore makes no expressed or implied warranties with regard to the information contained herein. The information is made available solely on an as is basis, and the entire risk as to quality and accuracy is with the user. Commodore shall not be liable for any consequential or incidental damages in connection with the use of the information contained herein. The listing of any available replacement part herein does not constitute in any case a recommendation, warranty or guaranty as to quality or suitability of such replacement part. Reproduction or use without expressed permission, of editorial or pictorial content, in any matter is prohibited.

This manual contains copyrighted and proprietary information. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior written permission of Commodore Electronics Limited.

Copyright $\textcircled{\mbox{\scriptsize C}}$ 1989 by Commodore Electronics Limited. All rights reserved.

TABLE OF CONTENTS

- SECTION 1 SPECIFICATIONS
- SECTION 2 THEORY OF OPERATIONS
- SECTION 3 TROUBLESHOOTING GUIDE
- SECTION 4 PARTS
- SECTION 5 IC PINOUTS, SCHEMATICS
- APPENDIX A POWER SUPPLIES
- APPENDIX B DISK DRIVES
- APPENDIX C KEYBOARD
- APPENDIX D OPTIONS
- APPENDIX E TECHNICAL UPDATES

SECTION 1

SPECIFICATIONS

DESCRIPTION

This specification describes the Functional Requirements for the PC40-III computer. This system consists of a processor, memory, control unit and keyboard. This system is compatible with the IBM AT series of computers. The monitor for the system is an independent unit and must be VGA compatible.

STANDARD FEATURES	
MICROPROCESSOR	80286
SPEEDS	6, 8, 12 MHz user selectable
MEMORY CAPACITY	1 MByte on board
VIDEO OUTPUT	Video Graphics Array compatible Horizontal scan frequency 31.5 KHz
VIDEO DISPLAY RAM	256 KByte
PARALLEL OUTPUT	Centronics (IBM) Compatible
SERIAL OUTPUT	RS-232 IBM Compatible
MOUSE PORT	Commodore 1352 mouse Hardware and Software Compatible with Microsoft Bus
	Mouse
AutoConfig BIOS	
BATTERY BACKED UP CLOCK	
EXPANSION SLOTS	3 AT style slots
	1 XT style slot
DISK STORAGE	40 MByte hard disk (formatted)
	(AT style drive with embedded controller)
	1.2 MByte Floppy Disk (formatted)
112 WATT POWER SUPPLY	

OPTIONAL FEATURES

Math Coprocessor 80287.

Disk and Tape storage

1 40 MByte hard disk drive inside the case.

1 5.25" 1.2 MByte floppy drive accessible from the front of the unit.

1 unused slot that can be used for a second floppy or a streaming tape unit.

Either or both floppy drives may be 3.5" drives.

Expansion slots

The three full length expansion slots conform to the standard AT bus structure, therefore, all options that are available for the AT on the after sale market are available on this unit.

The one XT expansion slot is for short cards that do not require a full length slot.

VIDEO FEATURES

ALPHANU	MERIC MODES				
MODE #	COL X ROW	CHAR MATRIX	RESOLUTION	COLORS	STANDARD
0, 1	40 X 25	8 X 8	320 X 200	16	CGA (1)
		9 X 16	360 X 400	16 OF 256K	VGA (2)
2, 3	80 X 25	8 X 8	640 X 200	16	CGA (1)
		9 X 16	720 X 400	16 OF 256K	VGA (2)
7	80 X 25	9 X 14	720 X 350	MONOCHROME	MDA
		9 X 16	720 X 400	MONOCHROME	VGA (2)
54	132 X 43	7 X 9	924 X 387	COLOR	ENHANCED
55	132 X 25	7 X 16	924 X 400	COLOR	ENHANCED
56	132 X 43	7 X 9	924 X 387	MONOCHROME	ENHANCED
57	132 X 25	7 X 16	924 X 400	MONOCHROME	ENHANCED

IBM, AT and XT are registered trademarks of International Business Machine. AutoConfig is a registered trademark of Commodore Business Machine.

GRAPHICS MODES: RESOLUTION COLORS STANDARD MODE # 320 X 200 4 4, 5 CGA (1) 4 OF 256K VGA (1) & (2) 640 X 200 2 6 CGA 2 OF 256K VGA (1) & (2) D 320 X 200 16 OF 256K **VGA (1)** Ε 640 X 200 16 OF 256K **VGA (1)** 640 X 350 F MONOCHROME VGA 640 X 350 16 OF 256K VGA 10 11 640 X 480 2 OF 256K VGA/MCGA 640 X 480 16 OF 256K VGA 12 320 X 200 256 OF 256K 13 VGA/MCGA (1)

NOTES

(1) All 200 line modes are double scanned for 400 line resolution.

(2) The VGA implementation of these modes is the default.

VIDEO SIGNALS

Vertical	Horizon	al sync	Vertical sync			
Resolution	Frequency	Polarity	Frequency	Polarity		
350 lines	31.5 KHz	+	70.1 Hz	-		
400 lines	31.5 KHz	_	70.1 Hz	+		
480 lines	31.5 KHz	-	59.9 Hz	_		
600 lines*	35.2 KHz	-	56.2 Hz	-		

*Requires an Analog MultiSync compatible monitor.

BLOCK MEMORY MAP

Standard Memory 640 KBytes range 0 to 655360 decimal (0h to 9FFFFh) 384 KBytes range 1048576 to 1441792 decimal (100000h to 160000h) The top 384 KBytes of memory can be disabled to function with third party add on boards.

KEYBOARD FEATURES

standard

United States	ASCII 101
International	102 key

optional

Dvorak

Special keyboards and drivers are available to customize the keyboard for the following countries. Germany, Spain, France, Italy and the United Kingdom.

ADDITIONAL FEATURES

Numeric keypad 4 cursor keys in an inverted T formation

OTHER FEATURES

Security lock for keyboard lock out Built in speaker External Configuration switches Battery backed-up real time clock/calendar. Metal Case (can support monitor)

MultiSync is a registered trademark of NEC

SPEED SELECTION

One of the three operating speeds is selected by either a program or by the operator.

Default speed is 6 MHz. The operator or program can change the speed by issuing the following command strings.

Control Alternate S for standard 6 MHz Control Alternate T for turbo 8 MHz

Control Alternate T for turbo 8 MHz Control Alternate D for double 12 MHz

PHYSICAL SPECIFICATIONS

Height	5.75 inches	14.6 cm
Depth	15 inches	38.1 cm
Width	14 inches	35.6 cm
Weight	21 pounds	9.55 Kg
Minimum (Clearances	
Right side	4 inches	10.2 cm
Back side	4 inches	10.2 cm

ENVIRONMENT SPECIFICATION

ENVIRONMENTAL	
—temperature—	
Operational	4 to 40 C. (+39 to +122 F)
Storage	-40 to $+60$ C. (-40 to $+160$ F)
Gradient	+10 C/Hour (+18 F/Hour)
—humidity—	
Relative	8% to 80% RH (no condensation)
Gradient	20% per Hour (no condensation)
Wet Bulb	26 C, 78 C (no condensation), maximum
VIBRATION	
Operational	0.048 in. Dbl. Amplitude (5 - 17 Hz)
	0.73 G, 17 - 150 Hz
	0.33 G, 200 to 500 Hz
	use linear interpolation for acceleration levels between 150 Hz and 200 Hz
Non-Operate	1.0 G, 5 - 2000 Hz, sweep of .067 decades/minute
SHOCK	
Operational	10 G, 11 mS Half Sine Wave; any axis.
Non-Operate	50 G, 25 mS Square Wave; any axis.
	25 G, 25 mS Square Wave; heads over data.
ALTITUDE	
Operational	-457 to 2,972 Meters (-1,500 to + 9,750 Ft)
Non-Operate	-457 to 12,192 Meters (-1,500 to +40,000 Ft)
ACOUSTIC NOISE	45 dBA at 1 meter

REGULATORY APPROVALS:

STANDARD	DESCRIPTION
USA/Canada:	
UL 478 FCC CSA 22.2 EUROPE	Electronic Data Processing Units and Systems FCC Class B, Part 15 Subpart J Data Processing Equipment, Consumer and Commercial Products.
VDE IEC 435	

SECTION 2

THEORY OF OPERATIONS

- SYSTEM BLOCK DIAGRAM
- SYSTEM OVERVIEW
- NOTES OPERATIONS GUIDE



PC40-III SERVICE MANUAL

SYSTEM OVERVIEW

(To be released)

NOTES FROM OPERATIONS GUIDE

AUTOCONFIG™

AUTOCONFIGuration is a unique feature of Commodore PC personal computers like the PC40-III, allowing the computer to automatically sense additional peripheral devices plugged into the expansion bus. Once these additional devices are detected, the resident peripherals on the PC40-III motherboard are adjusted so as not to conflict with expansion peripherals. The AUTOCONFIG[™] feature can prevent hardware damage to peripherals and motherboard, as well as ease the installation of expansion cards.

The AUTOCONFIG[™] process is described in this section.

Video

The PC40-III first examines the expansion bus for any expansion Advanced Video Adapter BIOS in the OC0000h - 0C7FFFh memory range. If an expansion video BIOS is found, then an external VGA or EGA controller is assumed to be on the bus and the onboard VGA controller is disabled to avoid conflict. If an expansion video BIOS is not found, the video output is configured in accordance with the default CONFIG Control video setting, as defined by the CONFIG dip switches 1, 2 and 3.

You can add an expansion MDA or CGA compatible controller in conjunction with the onboard VGA controller or provide two video screens. (This makes many CAD packages easier to use.)

NOTE: When using the PC40-III's onboard video controller, a VGA compatible monitor such as Commodore Models 1403 and 1450 (monochrome) or 1950 (color) must be connected to the 15 pin video output connector (no matter what video mode you have selected).

If you want to use two video screens, there are several things you should remember. First, you should use a CGA, MDA or compatible adapter — one that has no BIOS ROM of any kind.

Also, if you were to use an MDA/Herc adapter (monochrome) and you have the CONFIG switches set for VGA color, the PC40-III will boot using your VGA monitor and you will see a blinking cursor on your monochrome monitor, indicating that it has been initialized. If, while using the MDA/Herc adapter in the expansion port, you have the CONFIG switches on the back of the System Unit set to MDA/Herc, your PC40-III will use the monochrome monitor as the boot monitor and the VGA monitor will be initialized with the blinking cursor.

In either case, you can switch between the VGA and the monochrome monitors by using the MS-DOS **MODE** command. The syntax for the MODE command is as follows:

- MODE MONO sets the MDA as the default monitor
- MODE co80 places the onboard VGA adapter into 80 column mode and sets it as the default monitor
- MODE co40 places the onboard VGA adapter into 40 column mode and sets it as the default monitor

Serial Port (COMn:)

Before the onboard serial port is enabled a scan of the two standard COMn: hardware locations is made. If serial hardware (serial card/modem) is found operational, possible bootup message(s) may be:

EXPANSION COM at 03F8h

and/or

EXPANSION COM at 02F8h

If both available COM: addresses are occupied by expansion boards, then the onboard serial port will not be enabled. The onboard serial port will be configured and tested at I/O address 03F8h if no expansion COM:'s are found and will be configured and tested to the unused COM: address if only one expansion COM: is found.

If the onboard serial port is configured and tested successfully a message will be output during bootup:

ONBOARD COM at 03F8h

or

ONBOARD COM at 02F8h

Parallel Port (LPTn: or PRN:)

Before the onboard parallel port is enabled a scan of the three standard LPTn: hardware locations is made. If parallel hardware (e.g., a printer card) is found operational, possible bootup message(s) may be:

EXPANSION LPT at 0378h

and/or

EXPANSION LPT at 0278h

and/or

EXPANSION LPT at 03BCh

If all available LPT: addresses are occupied by expansion boards, then the onboard parallel port will not be enabled. The onboard parallel port will be configured and tested at I/O address 03BCh if no expansion LPT:'s are found, and will be configured and tested to the unused LPT: address if two expansion LPT:'s are found. If only one expansion LPT: is found, the onboard parallel port will be enabled to the first available I/O address, when searching in the following sequence:

03BCh, 0378h, 0278h

If the onboard parallel port is configured and tested successfully, a message will be output during bootup:

ONBOARD LPT at 03BCh or ONBOARD LPT at 0378h or ONBOARD LPT at 0278h

Mouse Port

A check is made for a standard Microsoft Bus Mouse. If it is found in the I/O channel then the onboard Microsoft compatible mouse hardware is never enabled. The following message will appear during bootup:

EXPANSION MOUSE at 023Ch

If no expansion mouse is found the onboard mouse is enabled and tested. If mouse is operational then the following message will appear during bootup:

ONBOARD MOUSE at 023Ch

NOTE: The onboard mouse hardware is enabled/tested independent of the presence of the actual mouse. The bootup messages will appear even if the Commodore PC Mouse Kit is not attached.

80287 Numeric Coprocessor

A test is made for the presence of an 80287 Numeric Coprocessor during bootup. If an 80287 is detected the following message will be output:

80287 Numeric Coprocessor

NOTE: 80287 coprocessors are available in 5, 6, 8 and 12 MHz speeds. However, the units are downwardly compatible only — for example, an 8 MHz coprocessor will function if the PC40-III is running at 6 or 8 MHz, but a 6 MHz unit will not function properly if the PC40-III is running at 12 MHz. In order to use the 80287 at all three CPU speeds (6, 8, 12 MHz), an 80287-8 (an 8 MHz part) is necessary.

NOTES FOR THE PROGRAMMER

It is possible to override the configuration done at bootup. We STRONGLY recommend that only advanced programmers with experience with low-level hardware/software interaction attempt this.

NOTE: If software override of the default configuration is performed, the presence of any expansion hardware should be taken into account to prevent hardware conflict resulting in damage of the expansion hardware or the PC40-III motherboard.

Configuration is performed via the COMMODORE CONFIGURATION REGISTER at I/O address 0230h. This register is read/write with only bit7 changing its meaning from read to write. The register values are shown in the following table.

1	COMMOD	OIL CON	I I Ouranov						
	R/W	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
	R W	mono venb'	rtc rtc	X X	mouse mouse	com1 com1	com0 com0	1pt1 1pt1	1pt0 1pt0

COMMODORE CONFIGuration REGISTER - I/O addr 230h

mono — indicates that the onboard video adapter is setup as a monochrome adapter when high, color when low.

venb' — when set low the onboard video adapter will be enabled.

rtc — when set high the onboard real-time clock will be enabled.

X — this bit is reserved for future use.

mouse — when set high the onboard mouse will be enabled.

com1	com0		<u>1pt1</u>	1pt0	
low	low	- onboard serial port is disabled.	low	low	- onboard parallel port is disabled.
low	high	- serial port enabled at I/O addr 02F8h	low	high	- parallel port enabled at I/O addr 03BCh
high	low	- serial port enabled at I/O addr 03F8h	high	low	- parallel port enabled at I/O addr 0378h
high	high	- this configuration is reserved.	high	high	- parallel port enabled at I/O addr 0278h

THE PC40-III HARDWARE CONFIGURATION

Using the PC40-III Setup Utility

Once MS-DOS has finished booting and the C > prompt has appeared, you can use the built-in Setup utility to give the system detailed information on your PC40-III configuration. To run the Setup utility, hold down the Control and Alt keys and simultaneously press the Esc key. The main menu of the Setup utility will appear and will look like this:

	Commodo	re Setu	p Util	ity				
Date	23.08.88		Har	d Disl	с Туре	Info	rmatio	n
Time	14:23:08	Type	Cyln	Head	Sect	W-nc	L-70B8	Size
Diskette l	1.2M	1300	306	A	17	128	305	10 MF
Diskette 2	NONE	2	615	4	17	200	615	20 M
Hard Disk 1	28	~ ~ ~	610	-	177	200	615	20 40
Hard Disk 2	NONE	3	040	0	17	510	010	SO ME
Video	SPECIAL	4	940		11	510	940	
Coprocessor	NONE	5	940	0	17	212	940	40 MI
Base Memory	640 KB	6	615	4	17	NUNE	615	20 10
Extended Memory	384 KB	7	462	8	17	256	511	30 MI
	004 10	8	733	5	17	NONE	733	30 MI
Base memory lound:	640 KB	9	900	15	17	NONE	901	112 ME
Extended memory found:	384 KB	10	820	3	17	NONE	820	20 MI
Use † , ↓ to select items	1	11	855	5	17	NONE	855	35 M
Use \rightarrow , \leftarrow to select	predefined	12	855	7	17	NONE	855	49 M
values		13	306	8	17	128	319	20 MI
Use <pgdn> to view mon</pgdn>	re hard disk	14	733	7	17	NONE	733	42 MI
types		15	0	0	0	0	0	OM
Press < Esc> to abort SE	TUP	16	612	4	17	0	633	20 M
Press < End> to exit and	update							

COMMODORE SETUP UTILITY MAIN MENU

As noted on the Setup screen, you can use the cursor keys and the keyboard to define or change the system configuration, as follows:

- Use the up and down cursor keys to move from option to option in the main menu.
- Use the left and right cursor keys to select the predefined entries for each option.
- Use the keyboard to type in any information that is not predefined.
- Use PgDn to tell the pulldown menu (see Figure below) to display additional hard disk types.

Following is specific information about the various Setup menu options.

Setting the Date and Time for the Real Time Clock/Calendar

The PC40-III has a Real Time Clock/Calendar with a battery backup. This means that once set, the clock/calendar will keep the correct date and time even when the computer is turned off. You use the first two lines of the Setup Utility to set the Real Time Clock/Calendar, as follows:

Date: Allows you to set the correct date into the Real Time Clock. This option does not have any predefined entries; simply enter the date from the keyboard, in the format dd/mm/yy.

Time: Allows you to set the correct time into the Real Time Clock, without invoking MS-DOS. This option also does not have any predefined entries; simply enter the time from the keyboard, in the format *hh:mm:ss*, where hh = 00-23, mm = 00-59, and ss = 00-59.

Setting the Floppy Disk Drive Options

You can have a maximum of two floppy diskettes configured into your PC40-III. The next two Setup menu options, Diskette 1 and Diskette 2, allow you to tell the system how many floppy drives are available and what type they are. Here's how to set these options:

Diskette 1: Predefined entries: None, 360 Kb 5.25, 1.2 Mb 5.25, 720 Kb 3.5, 1.44 Mb 3.5. The floppy drive in your PC40-III is always considered Diskette 1. Since PC40-III is equipped with a high density (1.2 MB) drive, select 1.2 Mb 5.25 for Diskette 1. Diskette 2: Predefined entries: None, 360 Kb 5.25, 1.2 Mb 5.25, 720 Kb 3.5, 1.44 Mb 3.5. If you have not installed a second floppy drive in your PC40-III, select *None* for Diskette 2. If you have installed a second floppy drive, select whichever drive type (360 Kb 5.25, 1.2 Mb 5.25, 720 Kb 3.5) applies to the installed drive.

Setting the Hard Disk Drive Options

Hard Disk 1 and Hard Disk 2, the next two options in the Setup utility, define how many hard disk drives are available and what kind of hard disk drives they are. Hard disk drives are identified by a pre-assigned *Drive Type* (1, 2, etc.). This number tells the PC40-III the *drive manufacturer* and *capacity*.

	Commodo	re Setup	Utilit	y				
	23.08.88		Hard	Dis	к Туре	Info	rmatio	n
8	14:26:26	Type	Cvln	Head	Sect	W-nc	L-2008	Size
1	1.2M	17	977	5	17	300	977	40 MB
	NONE	18	977	7	17	NONE	977	56 MB
	28	19	1024	7	17	512	1023	59 MB
	NONE	20	733	5	17	300	732	30 MB
	SPECIAL	21	733	7	17	300	732	42 MB
	NONE	22	733	5	17	300	733	30 ME
	640 KB	23	306	4	17	0	336	10 ME
гу	384 KB	24	805	4	26	Ō	820	40 MB
und:	640 KB	25	776	8	33	Ō	800	100 MB
ry found:	384 KB	26	745	4	28	Ō	800	40 MB
lect items		27	625	5	27	0	871	41 MB
select p	redefined	28	965	5	17	0	1000	40 MB
		29	965	10	17	0	1000	80 MB
to view more	hard disk	30	782	4	28	0	800	42 MB
		31	0	0	0	0	0	0 MB
sc> to abort SET	UP	32	0	0	0	0	0	O ME
> to exit and u	Ipdate							

SETUP UTILITY PULLDOWN MENU FOR HARD DISK DRIVE TYPE

Here's how to define your hard disk configuration:

Hard Disk 1: Your PC40-III comes equipped with a 40 MB hard disk drive. This drive is always considered Hard Disk 1. The Drive Type for this drive is shown on a sticker located on the back of your System Unit. Find this number and type it in after Hard Disk 1.

The PC40-III Setup utility includes a menu of hard disk drive types with their individual ID numbers. You can page through the menu by pressing the PgDn key. For example, the opening Setup screen on Page 2-3 lists drive types 1 through 16. If you press PgDn, the Setup screen will be as shown on Page 2-4, with drive types 17 through 32 listed. **Hard Disk 2:** This option is not supported by the onboard controller.

Other Setup Options

Video: Tells system what the default video is. Factory-set default is *special*. To change this setting, see the permissible default modes listed in Appendix H.

Coprocessor: Tells system if an 80287 Numeric Coprocessor (NCP) is installed. Factory-set default is *none*. Select Yes if you have installed an 80287 Numeric Coprocessor (see Appendix N for information on using an 80287 Numeric Coprocessor). **Base memory:** Lets you customize base memory for specific applications.

Extended Memory: Tells system how much extended memory is available. The default 384 Kbytes of extended memory can be enabled or disabled as required by setting the CONFIG Control dip switch 4.

SETTING THE MICROPROCESSOR CLOCK SPEED

The 80286 microprocessor in the PC40-III is capable of running at three different clock (i.e., processor or CPU) speeds:

- Standard speed = 6 Mhz
- Turbo speed = 8 MHz
- Double speed = 12 MHz

The PC40-III is preset to the standard 6 MHz speed. You can switch between the clock speeds by using special key combinations or by using the MS-DOS ATSPEED command.

To set the clock speed from the keyboard, use these key sequences:

- CTRL-ALT-S for standard speed (6 MHz)
- CTRL-ALT-T for turbo speed (8MHz)
- CTRL-ALT-D for double speed (12 MHz)

NOTE: Some software may require that you select standard or turbo speeds for normal operation.

To set the clock speed using the ATSPEED command, first make-sure the MS-DOS prompt is showing on the screen. Then type the word ATSPEED, followed by a space, a dash (—), and then a letter (S, T, or D) denoting the desired speed. For instance, if you are in standard speed and you want to change to turbo speed (8 MHz), type the following and press Enter:

ATSPEED -T

Extended Memory Dip Switch

Dip switch 4 enables or disables the 384K of extended memory in the PC40-III.

ENABLE EXT. MEM.	Î
DISABLE EXT. MEM.	IJ
	- A



THE RESET SWITCH

The Reset switch protrudes slightly on the right side of the machine, just behind the keyboard connector. The switch provides an alternative to cycling power when an application program may have "crashed" the computer. Pressing this switch will effectively reboot the computer as if the power had been cycled OFF and then ON. All information in the computer's RAM memory will be lost. Be careful not to press this button during disk access, or you may lose information that was being written to mass storage devices (e.g., hard disks or floppy disks) while the switch was depressed.



PC40-III MEMORY MAP



JUMPER SETTINGS ON MOTHERBOARD

Jumper Locations on Motherboard

JUMPER	FUNCTION	DEFAULT	RESULT
JMP 903	Disable HD	Not Installed	HD Installed
JMP 904	HD Type	Location A Location B	Conner HD Quantum HD
PAD 301	80287 Clock Mode	÷3 Mode	8 MHz Part runs up to 12 MHz
PAD 302	80287 Clock Speed	CPU Clock (÷3)	8 MHz Part runs up to 12 MHz

PAD 301 & PAD 302 may be changed to take full advantage of using a 12 MHz 80287. This is a dealer installation only.

IRQ Vectors Used in the PC40-III

There are two interrupt controllers on the PC40-III:



SECTION 3

TROUBLESHOOTING GUIDE

TECHNICAL SERVICE NOTES

WARNING: PC40-III PRINTED CIRCUIT BOARD CONTAINS CMOS CIRCUITRY, USE STATIC PRECAUTIONS WHEN HANDLING OR SERVICING THIS PRODUCT.

IMPORTANT:

- •PC40-III PCB'S RETURNED FOR CREDIT MUST BE SHIPPED IN AN ANTI-STATIC BAG, AVAILABLE THROUGH THE COMMODORE PARTS DEPT. ANY PCBS RETURNED FOR CREDIT BY SERVICE CENTERS WHICH ARE NOT PACKAGED CORRECTLY WILL BE SENT BACK TO THE SERVICE CENTER AND NO CREDIT WILL BE ISSUED.
- PC40-III HARD DRIVES RETURNED FOR CREDIT MUST BE INSERTED IN AN ANTI-STATIC BAG AND PACKED IN A COMMODORE SPECIFIED HIGH DENSITY FOAM SHIPPING BOX, BOTH AVAILABLE THROUGH THE PARTS DEPT. FAILURE TO DO SO WILL VOID WARRANTY.

COMPONENT REPAIR:

PC40-III MAIN BOARD IS A MULTI-LAYERED PCB ASSEMBLY. COMPONENT REPAIR BEYOND THE SOCKETTED CHIP LEVEL RESULTING IN NON-REPAIRABLE DAMAGE WILL VOID WARRANTY. USE STATIC PRECAUTIONS WHEN SERVICING THIS PCB ASSEMBLY.

PC40-III SERVICE MANUAL

TROUBLESHOOTING ERROR MESSAGES

Troubleshooting Guide

	Error Messages	Customer Response	Service POD Test (H)
1.	DMA 1 error	See your dealer	Test 0B
2.	DMA 2 error	See your dealer	Test 0C
3.	Interrupt controller 1 error	See your dealer	Test 0D
4.	Interrupt controller 2 error	See your dealer	Test 0E
5.	PIO error	See your dealer	Test OF
6.	Parity error	See your dealer	Test 10
7.	Real time clock is not working	See your dealer	Test 1E
8.	Illegal shutdown code in CMOS	See your dealer	Test 02
9.	Virtual Mode CPU error	See your dealer	Test 26
10.	Parity error on main circuit board	See your dealer	Misc
11.	Parity error on expansion bus	See your dealer	Misc
12.	Non-recoverable error-Processor halted	See your dealer	Misc
13.	Press F1 key to continue	Press F1 key	Misc
14.	Battery Failure	Run Setup Utility/See your dealer	Test 11
15.	Base memory configuration error	Run Setup Utility	Test 17
16.	Extended memory configuration error	Run Setup Utility	Test 18
17.	Floppy 0 configuration error	Run Setup Utility	Test 1A
18.	Floppy 1 configuration error	Run Setup Utility	Test 1A
19.	Coprocessor (80287) configuration error	Run Setup Utility	Test 1D
20.	The realtime clock has not been initialized	Run Setup Utility	Test 1E
21.	Keyboard	Check keyboard	Test 14
22.	Key switch is off. Turn it on to continue	Turn keylock on	
23.	Boot failure, check disk and hit any key to try again	Check for non-MS-DOS disk in Drive A:; run Setup Utility	Misc

POWER ON DIAGNOSTICS

PC40-III Trouble Shooting — Section 3

The Commodore 80286 ROM bios contains a "Power on Diagnostic" program which tests the functions of hardware and checks the configuration prior to passing control to the operating system.

The number of the test routine being run is passed to addr 03 78 (H) prior to the start of each test section.

The 80286 processor is initialized by the "RESET" signal. Refer to RESET description in IC pinout section, note that "VCC" and "CLK" to CPU must be correct and "HOLD" must not be active for 34 ticks from leading edge to trailing edge of initial reset.

RESET will terminate all instruction execution and local bus activity until it is negated. Prior to fetching, decoding and executing, the first instruction, located at physical address FF FF F0 (H), the 80286, in real address mode, processes some micro code located in its internal ROM, this takes about 38 ticks.

Test 01 (H) 0000 0001 (B)

The first test performed by the power on diagnostic checks the 8088 flags, the arithmetic logical unit, and the CPU registers. If a failure is detected in Test 01, a "HALT" instruction is executed. This will stop program execution and prevent the CPU from using the local bus. The 80286 can be forced out of the halted state by "RESET", "NMI" or "INTR" (when "INTR" is used for RESTART, the interrupt enable bit of flag register must be on (set to 1), and the effective address computed from CS:IP will point to the next instruction after the halt instruction).

***Failure in test 01 indicates defective 80286.

Test 02 (H) 0000 0010 (B)

This routine checks to see if a "SHUTDOWN" has occurred. A shutdown can indicate a severe error which would prevent the CPU from further processing.

NOTE: A halt or shutdown condition is signaled externally, by the 80286 as a bus operation. Low states on S0', S1', COD/INTA', and a high state on M/IO' indicate a halt or shutdown. The state of address line 1 will indicate which condition, A1 high is halt, A1 low is shutdown.

After the test number is moved to the parallel port a check for keyboard reset is conducted and the program branches to test 04 (H) if it has.

The check for shutdown begins by examining the 8242 keyboard controller status port. In all ten shutdown conditions are tested, of these, three unexpected shutdown conditions, numbers 6, 7 or 8, any one of which if true, will generate the console message:

"Illegal Shutdown Code in CMOS"

NOTE: Branch information for shutdown routines are stored in CMOS memory. The shutdown command is sent to the 8242, the UPI status port, which will halt the CPU. Return depends on the shutdown code in CMOS memory.

An error code, F6, F7 or F8, (HEX) is sent to the parallel port before calling the display routine which generates the above message.

In real address mode a shutdown could occur under the following conditions:

Interrupt number 8, interrupt number 13, or a "CALL INT" or "PUSH" instruction which wraps stack segment when SP is ODD.

Routines also perform valid shutdowns to exit protected mode. During these the DMA page register will be initialized and interrupt control words (ICW) 1, 2, 3 and 4 will be reinitialized. Other routines within the test enable "NMI", parity and set the I/O check bit.

***Failures in test 02 could indicate problems on the local bus, or expansion bus. This would include: 80286, FE3000, FE3010, or any third party cards.

Test 03 (H) 0000 0011 (B)

Eprom checksum test verifies contents of eprom by adding bytes and checking for result of zero. A compensation byte is factored into the addition to make the sum zero.

Detection of an error results in a halt condition and would invalidate tests 01 and 02.

***Failure in test 03 indicates defective ROM.

Test 04 (H) 0000 0100 (B)

Test 04 checks the DMA page registers by writing and reading bits starting at address 80 (H). ***Failure in test 04 indicates possible defective FE3010, or local bus.

Test 05 (H) 0000 0101 (B)

Timer 1 and timer 2 are checked for correct operation. Interrupts are masked off during the test. ***Failure in test 5 indicates possible defective FE3010.

Test 06 (H) 0000 0110 (B)

Memory refresh test. Timer and DMA are setup to initiate refresh cycles every 15.1 microseconds. Size of virual memory is calculated.

***Failure in test 06 indicates possible FE3010, Refresh logic or memory problem.

Test 07 (H) 0000 0111 (B)

Test 07 checks the 8242 keyboard controller by writing and reading the keyboard buffers.

***Failure in test 07 indicates possible defective 8242 or associated circuitry.

Test 08 (H) 0000 1000 (B)

Test 08 writes and reads the first 128K of RAM and verifies block size is 128K. First pass writes addresses into data, the second pass writes the complement of the address into data. Memory is cleared after test. The battery status is also confirmed in test 08. ***Failure in test 08 indicates possible defective RAM or RAM logic.

Test 09 (H) 0000 1001 (B)

Test and configure video. A search is made to determine if MDA, CGA or a special video adapter is configured, if not the onboard VGA is enabled and a call to VGA bios is executed. The dip switches are read to determine the default video mode.

NOTE: The mode register setting in the 5720 controls the reset signal to the onboard VGA controller chip. If no special video adapters are found on the expansion bus then "NOVID" from the 5720 to the PVGA is negated.

On completion of this test the title and copyright message are displayed.

Test 0A (H) 0000 1010 (B)

Test RAM from 128K to 640K. A display message is generated indicating that the base RAM of 128K, Test 08, is OK. Blocks of 128K, starting at 128K are then tested by writing, reading and verifying RAM. The first pass writes addresses to data, that is, the address which defines the physical location is also used as the bit pattern that is being written. The second pass writes complement of address into data.

The test displays results in blocks of 128K to the console each time a 128K boundary is reached.

At completion of the onboard memory test the CPU is placed in virual mode and a test for virtual memory (over 1 MEG) is started. **NOTE:** See test 26 (H).

***Failure in test 0A indicates a defective RAM.

Test 0B (H) 0000 1011 (B)

DMA controller #1 register check.

NOTE: Appendix L of the PC40-III operator guide lists error messages starting with this test, see page 85 of operations guide part number 319983-01.

Four current address registers (16 bits wide, each) and four current word count registers (16 bits wide, each) for each of the four DMA channels are written to and read from to verify operation.

A failure in test 0B will generate the following display on the console:

"DMA 1 error"

The beeper will sound, and a halt instruction will be executed.

***Failure in test 0B indicates A defective FE3010.

Test 0C (H) 0000 1100 (B)

DMA controller #2 register check. The second functional 8237 containing four current address registers (16 bits wide, each) and four current word count registers (16 bits wide, each) within the FE3010 are written to and read from to verify operation. Successful completion of the test 0C will set the modes for DMA channels 0 through 3 and enable cascading by channels 4, 5 and 6 (DMA 1).

A failure in test 0C will generate the following display on the console:

"DMA 2 error"

The beeper will sound, and a halt instruction will be executed.

***Failure in test 0C indicates a defective FE3010.

Test 0D (H) 0000 1101 (B)

Interrupt controller #1 test. Patterns are written to, and read from the interrupt mask register (IMR) which controls the interrupt request register (IRR).

A verification is made that no interrupts can occur if "IMR" is set to FF (H). A vector is initialized to a temporary interrupt service routine in the event of a failure.

A test for correct timer 0 interrupt is also made.

A failure in test 0D will generate the following display on the console:

"Interrupt controller 1 error"

The beeper will sound, and a halt instruction will be executed.

***A failure in test 0D indicates a defective FE3010.

Test 0E (H) 0000 1110 (B)

Interrupt controller #2 test. The second functional 8259 contained in the FE3010 is tested as in test 0D, without timer test. A failure in test 0E will generate the following display on the console:

"Interrupt controller 2 error"

The beeper will sound, and a halt instruction will be executed. ***A failure in test 0E indicates a defective FE3010.

Test OF (H) 0000 1111 (B)

Check peripheral in/out register. Write and read from PIO register.

A failure in test OF will generate the following display on the console:

"PIO error"

The beeper will sound, and a halt instruction will be executed.

***A failure in test OF indicates a defective FE3010.

Test 10 (H) 0001 0000 (B)

RAM parity test. Blocks of RAM are written to and read from, parity check for odd parity is made. Parity disabled after successful test.

NOTE: PC40-III does not use parity, third parity boards that use parity will enable parity.

"NMI" is enabled and a service routine for a parity error generates the following console message.

"Parity error"

The beeper will sound, and a halt instruction will be executed.

***Failure in test 10 indicates a defective RAM, third party card, NMI, or local bus.

Test 11 (H) 0001 0001 (B)

Test CMOS clock for battery failure and checksum failure.

Beeper will sound if failure is detected. Console will display:

"Battery failure" or "CMOS checksum failure" or both.

***Failure of test 11 indicates a defective battery, defective oscillator, or M146818A.

Test 12 (H) 0001 0010 (B)

This test is disabled. It is used only in manufacturing tests.

The beeper will sound for a set length prior to the start of test 13 (H). In a system which has passed all tests to this point the beeper sound heard now would be the one heard in the power up routine.

Test 13 (H) 0001 0011 (B)

Setup interrupt controller and move vector tables to RAM. Vector addresses are fetched from top 8K module.

NOTE: Vectors for video were setup in test 09.

Master and slave interrupts are enabled at this point.

Test 13 does not create any error messages.

Test 14 (H) 0001 0100 (B)

Keyboard test. Functional test of the 8242 keyboard controller at U203. A test for a stuck key on keyboard is performed. Check is made to see if key lock is locked.

A failure in test 14 will display the following error message on console:

"Keyboard error"

***Error indicates a defective 8242 controller or a defective keyboard.

Test 15 (H) 0001 0101 (B)

Test and configure the parallel port. Parallel port addresses are setup, reads and writes to ports are done. Set time out. No error messages are generated by this test.

NOTE: PPC1 at U602 controls parallel output.

Test 16 (H) 0001 0110 (B)

Configure serial COM1 and COM2 for 8250 at U604. Read serial interrupt ID, set number of serial channels. No error messages are generated by this test.

Test 17 (H) 0001 0111 (B)

Configure memory less than 640K. Parity (for EXPANSION RAM) is enabled.

Memory was tested in test 0A, and "CMOS STATUS" set. A check for a warm boot (ALT/CNTRL/DEL) is made and a comparison of the old and new memory configuration is performed. If a memory size mismatch is detected, the beeper will sound and the following non-fatal error message will be displayed on the console:

"Base memory configuration error"

The new configuration is stored.

***Check the settings for RAM size in the setup utility if you encounter this message.

Test 18 (H) 0001 1000 (B)

Configure memory over 1 megabyte (virtual memory). Check is made on address line 20, a low indicates virtual address mode. CMOS status is checked as in test 17, a memory size mismatch will sound the beeper and generate the following non-fatal error message on the console:

"Extended memory configuration error"

The new configuration is stored.

***Check the settings for RAM size in the setup utility if you encounter this message.

Test 19 (H) 0001 1001 (B)

Configure keyboard test. Setup keyboard buffers, enable keyboard interrupt and test if key switch is turned to the on position. If the key switch is off the following message will be displayed on the console:

"Key switch is off. Turn it on to continue."

NOTE: You are in a loop until you turn on the key switch.

Test 1A (H) 0001 1010 (B)

Configure the floppy disk drive. Calculate number of floppy drives present. Check drive type, compare settings stored in CMOS, if a mismatch the following message will be displayed on console:

"Floppy 0 configuration error"

***Check settings in setup utility if above message is displayed.

Test checks second floppy configuration, if a mismatch the following message will be displayed on the console:

"Floppy 1 configuration error"

***Check settings in setup utility if above message is displayed.

New configuration is stored in CMOS. Floppy interrupt is enabled.

NOTE: Refer to installation instructions when adding a second floppy to the system. It may be necessary to change jumpers on drive for proper operation.

Test 1B (H) 0001 1011 (B)

Configure the hard drive. Check configuration if a mismatch hard drive will not be setup.

No error message is generated.

Test 1C (H) 0001 1100 (B)

Test number is not moved to parallel port for this configuration. This routine only turns on the game card bit in the "EQUIP FLAG".

No error message is generated.

Test 1D (H) 0001 1101 (B)

Configure 80287 coprocessor. Check if 80287 is present. Enable 80287 interrupt and set "EQUIP FLAG" if it is.

Compare configuration with CMOS, store new configuration, beep the speaker, and display the following message is setup changed.

"-- Coprocessor (80287) configuration error"

*******Check setup utility for correct settings if this message is displayed.

Test 1E (H) 0001 1110 (B)

Check CMOS clock to see if it was initialized and is working. Enable timer interrupt. Sound beeper, and initialize if failure detected, then display one of the following messages on the console:

"-- The Real Time Clock has not been initialized"

OR: "-- Real Time Clock error"

***Check the RTC chip, M146818A at U201 if second message above is displayed.

Test 1F (H) 0001 1111 (B)

Generate a new CMS checksum and save it in CMOS RAM. Call made to auto configuration program at this point. No error message generated.

Test 20 (H) Not Implemented

Test 21 (H) 0010 0001 (B)

Initialize ROM drivers, including hard drive. Checksum generated, and all ROMS tested.

System will now begin boot up.

System speed is determined, 6 MHz, 8MHz or 12MHz.

***Refer to operations manual for opening screen display.

Tests 22, 23 Not Implemented

Test 24 (H) 0010 0100 (B)

Test operation of the RTC chip. Recheck battery, make sure clock is counting, test memory. System will execute a halt instruction on memory failure. No error message is generated.

Test 25 (H) 0010 0101 (B)

Used in manufacturing to loop through diagnostics.

Test 26 (H) 0010 0110 (B)

Virutal memory test (over 1 megabyte). Call made to this routine from test 09.

Display Message: "Testing Extended RAM"

Display Message: "Total System RAM = XXXX" at finish.

During this test the exception interrupt vector tables and descriptor tables are built, and moved from ROM to RAM.

A test of address line 20 is made (controls real or virtual CPU mode). If not in virtual mode display following message:

"Test __ 26: Virtual Mode CPU error"

And send F3 (H) (1111 0011 to parallel port. Then execute a halt instruction.

Test address lines 19 through 23 are tested. Shutdown if error. Exception interrupt codes are moved to the parallel port prior to shutdown. The following list defines the code sent to the port and the type of exception interrupt (EXECP INT).

		•	
81	(H)	EXECP INT 01	Single Step
82	(H)	EXECP INT 02	NMI
83	(H)	EXECP INT 03	Breakpoint
84	(H)	EXECP INT 04	Into Detect
85	(H)	EXECP INT 05	Boundary
86	(H)	EXECP INT 06	Invalid OP Code
87	(H)	EXECP INT 07	-
88	(H)	EXECP INT 08	Double Exception
89	(H)	EXECP INT 09	Processor Segment Error
8A	(H)	EXECP INT 10	-
8B	(H)	EXECP INT 11	Segment Not Present
8C	(H)	EXECP INT 12	Stack Segment Not Present
8D	(H)	EXECP INT 13	General Protection Error
8E	(H)	EXECP INT 14	-
8F	(H)	EXECP INT 15	_

90 (H) EXECP INT 16 Processor Extension Error

Power on diagnostic program is finished at the time of boot up (end of test 21).

Note that during execution of "POD" calls are made to auto configure and to miscellaneous interrupt routines.

All error messages listed in appendix L of operations guide are listed in the overview above with the exception of the following which are generated from the miscellaneous interrupt routines.

- 10 "Parity error on main circuit board"
- 11 "Parity error on expansion bus"
- 12 "Non-recoverable error Processor halted"
- 13 "Press F1 key to continue"

Messages 10, 11 are generated after a parity error has been detected and a memory check has determined that it was on the main board, or the expansion bus. If the check finds the error the CPU is halted and message 12 is displayed. If no error is found after the check, message 13 is displayed and processing will continue.

SECTION 4

PARTS SECTION

PC40-III MAJOR PARTS LIST

Refer to Service Reference Diagram

1.	Top Cover	312226-01
2.	Spacer Plate	313011-01 Sub:-02
3.	Mounting Bracket	313066-02 Sub:-01
4.	PBC Guide	251118-01
5.	Main Chassis Base	312225-01
6.	Foot	380128-01
7.	Bezel	312244-01
8.	Keyswitch Assy.	313061-01
9.	Plate Logo	380133-05
10.	Name Plate	316468-01
11.	FD Hole Cover	312679-01
12.	LED Power On	380016-01
13.	LED Hard Drive	380020-02
14.	Power Supply Assy	390269-02 (US)
15.	Floppy Disk Drive	380825-02
16.	Hard Disk Drive	313065-01
17.	Extension Card Panel	380120-01
18.	Keyboard Assy.	312709-01 (US/Canada)
19.	1352 Mouse Option	-1352
20.	Floppy Drive Cable	380012-08
21.	Hard Drive Cable	312695-01
22.	PCB Assy.	313055-01
	Ground Cable (HD)	380811-01 (Not shown)
	Power Cord	903508-15 (US) (Not shown)
	PC40-III Service Manual	314134-01
	1403 Monitor Service Manual	314882-01

PC40-III MAJOR PARTS LIST

Software Sub. Assy. (US) 315835-01			
Includes				
DOS 3.30A Manual	319293-01			
Basis 3.22 Manual	319292-01			
Operations Guide	319983-01			
Disk Assembly	317768-01			

PC40-III SERVICE MANUAL



COMPONENT PARTS LIST PCB ASSEMBLY #313055-01

Commodore part numbers are provided for reference only and do not indicate the availability of parts from Commodore. Industry standard parts (Resistors, Capacitors, Connectors) should be secured locally. Approved cross-references for TTL chips, Transistors, etc. are available in manual form through the Service Department, order #314000-01.

IC COMPONENTS		CRYSTAL, OSCILLATORS (Continued)			
390300-04	80286 12 MHZ PROCESSOR	U301	900560-01	CRYSTAL, 32.768 KHZ	Y201
309316-01	FE3000A	0801	900556-13	CRYSTAL, 1.8 MHZ	Y601
390317-02	FE3010B	1/303	900558-01	CRYSTAL, 14.318 MHZ	Y801
390319-01	FE3030	U304	RESISTOR	R NETWORKS	
390302-01	PVGA-1A PARADISE VIDEO	U101	902441-11	150 OHM 6P, SEL SIP	RP1001
318091-01	PPC1, PRINTER INTERFACE	U602	902442-06	08 OHM, SPIN, 4 ELEMENT	RP701,702
390304-03	WD37C65, FLOPPY CONTROLLER	U1001	502422-05	SS OFINI, 8 FIN, 4 ELEMENT, SIL	RP101-100,001,002,
390303-01	IMS171, INMOS COLOR LOOKUP	0112	902422-02	1K OHM, 8 PIN, 4 ELEMENT, SIL	RP801
280205-01	IABLE	11604	902441-31	4.7K 6 PIN, 5 ELEMENT, SIP	RP107,201,304,604,
380259-01	MI4818A RTC/CMOS RAM	U201			RN401
390341-01	8242 KEYBRD CONTROL	U203	902442-55	4.7K, 8 PIN, 7 ELEMENT, SIP	RP303,603,605
318087-01	MOS 5720, MOUSE-I/O CONTROL	U601	902442-35	10K, 8 PIN, 7 ELEMENT, SIP	RP108
390307-02	PAL20L8 VGA DECODER #0	U114	902410-08	10K 10 PIN 9 ELEMENT SIP	RP301,302 RP502 507
390335-02	PAL20L8 VGA DECODER #1	U115	902441-15	330 OHM. 6 PIN. 5 ELEMENT. SIP	RP508
390308-01	PAL20L10 I/O DECODER	U401 11005	RESISTOR	S 5% @ 1/4 WATT	14 500
390330-02	PALZOLIO HDC DECODER	11706	901550-30	CAPPON FUM 2 OF OUM	P 1202
390083-04	DRAM. 64 X 4 (256K BIT) @100NS	U118-U125	901550-64	CARBON FILM, 3.9K OHM	R503-R506 R210-R212
318099-02	DRAM, 256 X 4 (1 MEG BIT DRAM)	U707-U714	901550-63	CARBON FILM, 22 OHM	R102.812
	@ 100NS		901550-105	CARBON FILM, 33 OHM	R402,603,R1206,609,
390337-02	EPROM1, VGA BIOS - LOW (27128-15)	U108			701,813,410
390338-02	EPROM2, VGA BIOS - HIGH (27128-15)	U109	901550-94	CARBON FILM, 68 OHM	R114,1001,101,409,401,
390339-01	EPROM3, PC40 III BIOS - LOW	01101	001650 45	CARRON FUNA SCOUNC	R209
200340.01	(21/28-12) EPROMA RCAD III RIOS - HICH	111102	901550-45	CARBON FILM, 75 OHM	R801,R411
390340-01	(27128-12)	01102	901550-124	CARBON FILM, 100 OHM	R1201
901521-02	74LS04	U206	901751-70	CARBON FILM, 210K OHM, 1%	R210
901521-30	74LS14	U501	901550-12	CARBON FILM, 22K OHM	R1202
901521-20	74LS125A	U205,U414	901550-58	CARBON FILM, 470 OHM	R206,207
901521-63	74LS174	U113	901550-01	CARBON FILM, IK OHM	R204,407,702,1204,412,
901521-13	74LS244	U102,U103,U107,U110,			502,508,1003,1004
001521 46	741 5245	U901,U902,U106	901550-49	CARBON FILM, 100 OHM	R115,R117
318066-01	74500	11721 11807	901550-10	CARBON FILM, 2.2K OHM	R105 R404 R606 901
390110-01	74F04	U413.U715.	,01330-17	Chabort Tillin, this online	R803,R1002,R904,806,
390203-01	74F08	U718,U719,U1201			R406,R509,R903,811
390313-01	74F10	U717	901550-03	CARBON FILM, 5.1K OHM	R805
390279-01	74F20	U1204	901550-20	CARBON FILM, 10K OHM	R202,R501,R605,905,
390077-01	74F32	U305	001550.04	CARRON FUNC IN OUR	302,R113,R116
390080-01	745153	U803,U1202	901550-84	CARBON FILM, IM ORM	205
390312-01	74F135	1404	901600-28	CARBON FILM, 2.2 OHM	R208.R610
390109-01	74F240	U704	901550-17	CARBON FILM, 1.2 OHM	R1205
390314-01	74F253	U701	901550-110	CARBON FILM, 51 OHM	R403
390315-01	74F258	U702,U703	901550-92	CARBON FILM, 20K OHM	R301
390578-01	74F573	U705,U1205	901550-70	CARBON FILM, 300 OHM	K809
390089-01	741243	10903,0904	RESISTOR	RS 1% @ 1/4 WATT	
390579-01	74AI \$244A	11402	901751-44	CARBON FILM, 150 OHM	R107-R109,1005,1006
901522-06	7406	U1002	901751-61	CARBON FILM, 365 OHM	RIIO
390359-01	74ACT00	U720	901751-55	CARBON FILM, 2K OHM	R111,K112
390081-01	74F74	U405-U409,U410	901/51-38	CARBON FILM, 4.04K OHM	R104
390323-01	4069	U204	DADIAL A	CERAMIC CARACITORS 5% @ 50 VOLT	
318827-01	LM339	U116	ANDIAL C	PADIAL LEAD 22-E	C601 C402
390322-01	LIVIUCN TLAN	U202	900019-13	RADIAL LEAD, 22pr	C001,C402
901527_01	7905	VR501	900019-23	RADIAL LEAD, 47pF	C204, C205, C602, C803
390364-01	74LS175	U1203	100019-11		C804
901882-01	1488	U605	900020-04	RADIAL CERAMIC .0047uF	C201
901883-01	1489	U606	900019-15	RADIAL LEAD, 100pF	C603,C621-626,C514-
CRYSTAL	, OSCILLATORS			DADIAL LEAD 10-D	C532
390273-01	OSCILLATOR, 48.00 MHZ	OSC401	900019-20	RADIAL LEAD, 100F	C401
325566-20	OSCILLATOR, 36.00 MHZ	OSC103	900019-21	MONO RAKIAL LEAD INF	C203-CB102 CB115
325566-18	OSCILLATOR, 25.175 MHZ	OSC102	100022005	THOMAS IN THE PARTY IN THE	CB1011,CB1014.
315566-19	OSCILLATOR, 28.322 MHZ	OSC101			CB2031-2034,CB205,
323300-17	USCILLATOK, 9.0 MHZ	USC1001			CB206,CB3011,CB3012,

COMPONENT PARTS LIST PCB ASSEMBLY #313055-01 (Continued)

RADIAL CERAMIC CAPACITORS- 5% @ 50 VOLT (Continued)		MISCELLANEOUS (Continued)			
900022-03	MONO., RAKIAL LEAD, JuF	CB302,CB3031-3039,	380393-01	BATTERY, NICAD 3.6V	BT201.BT202
	(continued)	CB3041-3048,CB401-412	390280-01	FUSE, PICO, 4A	FU601
		CB501,CB502,CB6011,	390321-01	DELAY LINE 10 TAP @ 20 NS	DL701
l I		CB6012,CB602-605,	902658-01	TRANSISTOR 2N3904	O601.O801.O1201
	1	CB6051,CB6052,CB706,	312680-01	PIEZO BEEPER OMB12	PZ801
		CB716,CB722,CB8011,	251260-01	PUSH BUTTON N.O. SWITCH	PB501
1		CB8012,CB8021,	904775-01	PIANO DIP SWITCH, I PIN, 4 POS.	SW101
		CB8022,CB902,1001,	904150-05	SOCKET, 28 PIN, DIP	U108, U109, U1101,
		CB901,CB905,116,			U1102
		CB1002,1121,CB1101,	904150-06	SOCKET, 40 PIN, DIP	U302
		CB1102	390185-02	SOCKET, 68 PIN, PLCC	U301,U601
900019-07	.047 UF	C301,C101	390185-01	SOCKET, 84 PIN, PLCC	U303,304,801,802
900022-05	MONO., RADIAL LEAD, .33uF	CB118-125,707-714,403-	390185-04	SOCKET, 100 PIN, PLCC	U101
		407,409-411,CB415,	390242-01	D-SUB, 9 PIN, RT. ANGLE MALE	CN601
		CB416,CB701-705,715,	390334-01	D-SUB, 15 PIN, RT. ANGLE FEMALE	CN101
		717-721,803,CB903,	390242-05	D-SUB, 25 PIN, RT. ANGLE MALE	CN603
		904,1201-1205,413,	390241-05	D-SUB, 25 PIN, TR. ANGLE FEMALE	CN602
		CB305	903446-25	EXPANSION CONNECTOR, 62 PIN	CN501,CN503
900022-01	MONO., RADIAL LEAD, .22uF	C511,CB126	903446-04	EXPANSION CONNECTOR, 36 PIN	CN505,CN507,CN502,
ELECTRO	LYTIC CAPACITORS		0001000		CN504,CN506,CN507
390101-08	ELECT., ALUM., RADIAL, JuF	C507,C513	252100-03	DIN, IK PIN, ROUND, FEMALE	CN201
900402-01	CAP ELECT., TAN, 10uF	C208	252122-01	JACK, KCA KT. ANGLE, FEMALE	CN1201
390101-01	ELECT., ALUM., RADIAL, 47uF	C501-C506,C508-C510,	903320-03	HEADER, 3 PIN, SIL	CB902, JMP904, CN512,
		C512	000000		CN202
390101-06	ELECT., ALUM., RADIAL 10uF	C1202	903320-02	HEADER, 2 PIN, SIL	JMP 903 (REMOVE
MISCELL	ANEOUS		001245-17	HEADER 24 DIN DI	CN1001
251842.02	EMI EU TER IMPE	EM1624-1631 1201	901345-20	VEADER AN DIN DI	CNIO
300257-01	EMI FILTER 22000PE	EMI1203	903349-01	POWER CONNECTOR & PIN	CNS00
390207-01	EMI FUTER 2200PF	EMI201 202	390043-01	SHORTING BLOCKS 2 POS	SEE & OF 8
390297-02	EMI FILTER MURRATA	EMU01-105	390186-01	ILIMPER	R810 R213 R103
570271-02	DSS306-55Y5101M	2	SUDCTTT	TE DADTO	Roto, Reis, Rios
390275-04	EMI FILTER 150 PF	EM1607-623	SUBSTITU	JIE PARIS	
903025-08	FERRITE BEADS (AXIAL)	FB403.404.101.1001.	390317-01	IC, FE3010A	U802 SUB:
		FB103	390304-01	IC, WD37C65	U1001 SUB:
903025-01	FERRITE BEADS (AXIAL)	FB104,601-608,405,102	390304-02	IC, WD37C65A	U1001 SUB:
390253-02	FERRITE BEADS THREE TURN	FB201-204			
900850-01	DIODE 1N4148	CR201.CR202.CR501.			
		CR502.CR601-CR603			
			the second s		



PCB Assembly #313055-01, Rev. 5

	CN601 (5mm)		CN101 (3/16")
6 ² 7	3 8 9 ⁵		
Pin No.	Signal	Y_	
1	Vertical	15 1 Pin	4 13 12 11 Function
2	Vertical Q	1.	Red Video
4	Horizontal Q	2.	Green Video Blue Video
5	Button (3)	4.	Monitor ID Bit 2 (not use
6 7	+ 5V	5.	ground
8	Ground	6. 7	Red Return (ground)
9	Button (2)	8.	Blue Return (ground)
		9.	Key (no pin)
		10. 11	Sync Heturn (ground) Monitor ID Bit 0 (not use
		12.	Monitor ID Bit 1 (not use
		13.	Horizontal Sync
		14. 15.	not used
11 10 0 8 7	6 5 4 3 2 1 4		
24 23 22 21 20	19 18 17 16 15 14		8 9 10 11 12 13 20 21 22 23 24 25
²⁴ ²³ ²² ²¹ ²⁰ Computer	¹⁹ ¹⁸ ¹⁷ ¹⁶ ¹⁵ ¹⁴ Peripheral	1 2 3 4 5 6 14 15 16 17 18 19 Computer	8 9 10 11 12 13 20 21 22 23 24 25 Printer
24 23 22 21 20 Computer Side	¹⁹ ¹⁸ ¹⁷ ¹⁶ ¹⁵ ¹⁴ Peripheral Side	• • • • • • • • • • • • • • • • • • •	8 9 10 11 12 13 20 21 22 23 24 25 Printer Side
24 23 22 21 20 Computer Side 1	¹⁹ ¹⁸ ¹⁷ ¹⁶ ¹⁵ ¹⁴ Peripheral Side — CHASSIS GROUND	Computer Side	8 9 10 11 12 13 20 21 22 23 24 25 Printer Side
24 23 22 21 20 Computer Side 1 2 3 3	Peripheral Side CHASSIS GROUND T x D R x D	1 2 3 4 5 6 14 15 16 17 18 19 Computer Side 1 3	8 9 10 11 12 13 20 21 22 23 24 25 Printer Side STROBE DO
24 23 22 21 20 Computer Side 1 2 3 4	$\begin{array}{c} 19 18 17 16 15 14 \\ \hline $	Computer 1 2 3 4 5 6 14 15 16 17 18 19 Computer Side 1 2 3 4	8 9 10 11 12 13 20 21 22 23 24 25 Printer Side DO D0
24 23 22 21 20 Computer Side 1 3 3 3 3 3	$\begin{array}{c} 19 & 18 & 17 & 16 & 15 & 14 \\ \hline Peripheral \\ Side \\ \hline CHASSIS GROUND \\ \hline T \times D \\ \hline R \times D \\ \hline R TS \\ \hline CTS \\ \hline DSB \\ \hline \end{array}$	1 2 3 4 5 6 14 15 16 17 18 19 Computer Side 1 2 3 3 4 5 6 6 6	8 9 10 11 12 13 20 21 22 23 24 25 Printer Side DO D0
24 23 22 21 20 Computer Side 1 3 3 4 6 7	$\begin{array}{c} I9 & I8 & I7 & I6 & I5 & I4 \\ \hline \\ $	1 2 3 5 6 14 15 16 17 18 19 Computer Side 1 2 3 3 3 3 5 6 7	8 9 10 11 12 13 20 21 22 23 24 25 Printer Side DO D0
24 23 22 21 20 Computer Side	19 18 17 16 15 14 Peripheral Side CHASSIS GROUND T x D	Computer 1 2 3 4 5 6 7 14 15 16 17 18 19 Computer Side 1 2 3 4 5 6 7 8 0	8 9 10 11 12 13 20 21 22 23 24 25 Printer Side DO D0
24 23 22 21 20 Computer Side	19 18 17 16 15 14 Peripheral Side CHASSIS GROUND T x D	$ \begin{array}{c} 1 & 2 & 3 & 4 & 5 & 6 \\ 1 & 2 & 3 & 4 & 5 & 6 \\ \hline 14 & 15 & 16 & 17 & 18 & 19 \\ \hline \hline$	8 9 10 11 12 13 20 21 22 23 24 25 Printer Side DO D1
24 23 22 21 20 Computer Side 1 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2	$\begin{array}{c} I9 & 18 & 17 & 16 & 15 & 14 \\ \hline \\ $	$\begin{array}{c cccc} & \bullet & \bullet & \bullet & \bullet & \bullet & \bullet \\ \hline 1 & 2 & 3 & 4 & 5 & 6 \\ \hline 14 & 15 & 16 & 17 & 18 & 19 \\ \hline & & \bullet & \bullet & \bullet & \bullet \\ \hline & & & & \bullet & \bullet & \bullet \\ \hline & & & & & \bullet & \bullet & \bullet \\ \hline & & & & & & \bullet & \bullet \\ \hline & & & & & & & \bullet & \bullet \\ \hline & & & & & & & & \bullet \\ \hline & & & & & & & & & \bullet \\ \hline & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & \\ \hline & & & & & & & & & & & \\ \hline & & & & & & & & & & & \\ \hline & & & & & & & & & & & \\ \hline & & & & & & & & & & & \\ \hline & & & & & & & & & & & \\ \hline & & & & & & & & & & & \\ \hline & & & & & & & & & & & \\ \hline & & & & & & & & & & \\ \hline & & & & & & & & & & \\ \hline & & & & & & & & & & & \\ \hline & & & & & & & & & & & \\ \hline & & & & & & & & & & & \\ \hline & & & & & & & & & & & \\ \hline & & & & & & & & & & & \\ \hline & & & & & & & & & & \\ \hline & & & & & & & & & & \\ \hline & & & & & & & & & & \\ \hline & & & & & & & & & & \\ \hline & & & & & & & & & & \\ \hline & & & & & & & & & & \\ \hline & & & & & & & & & & & \\ \hline & & & & & & & & & & & \\ \hline & & & & & & & & & & & \\ \hline & & & & & & & & & & & \\ \hline & & & & & & & & & & \\ \hline & & & & & & & & & & \\ \hline & & & & & & & & & & \\ \hline & & & & & & & & & & \\ \hline & & & & & & & & & & \\ \hline & & & & & & & & & & \\ \hline & & & & & & & & & & & \\ \hline & & & & & & & & & & & \\ \hline & & & & & & & & & & & \\ \hline & & & & & & & & & & & \\ \hline & & & & & & & & & & & \\ \hline & & & & & & & & & & & \\ \hline & & & & & & & & & & & \\ \hline & & & & & & & & & & & \\ \hline & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & & \\ \hline &$	8 9 10 11 12 13 20 21 22 23 24 25 Printer Side DO D0
24 23 22 21 20 Computer Side	$\begin{array}{c} 19 18 17 16 15 14 \\ \hline \\ $	$ \begin{array}{c} 1 & 2 & 3 & 4 & 5 & 6 \\ 1 & 2 & 3 & 4 & 5 & 6 \\ \hline 14 & 15 & 16 & 17 & 18 & 19 \\ \hline \hline$	8 9 10 11 12 13 20 21 22 23 24 25 Printer Side DO D0
24 23 22 21 20 Computer Side	$\begin{array}{c} 19 18 17 16 15 14 \\ \hline \\ $	$\begin{array}{c cccc} & \bullet & \bullet & \bullet & \bullet & \bullet \\ \hline 1 & 2 & 3 & 4 & 5 & 6 \\ \hline 14 & 15 & 16 & 17 & 18 & 19 \\ \hline & & \bullet & \bullet & \bullet & \bullet \\ \hline & & & & \bullet & \bullet & \bullet \\ \hline & & & & & \bullet & \bullet & \bullet \\ \hline & & & & & & \bullet & \bullet \\ \hline & & & & & & \bullet & \bullet & \bullet \\ \hline & & & & & & & \bullet & \bullet \\ \hline & & & & & & & \bullet & \bullet & \bullet \\ \hline & & & & & & & & \bullet & \bullet \\ \hline & & & & & & & & & \bullet & \bullet \\ \hline & & & & & & & & & & \bullet \\ \hline & & & & & & & & & & & \bullet \\ \hline & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & & & & &$	8 9 10 11 12 13 20 21 22 23 24 25 Printer Side Printer Side D0
24 23 22 21 20 Computer Side 1 2 3 3 3	$\begin{array}{c} 19 18 17 16 15 14 \\ \hline Peripheral \\ Side \\ \hline CHASSIS GROUND \\ \hline T \times D \\ \hline R \times D \\ \hline R \times D \\ \hline RTS \\ \hline CTS \\ \hline DSR \\ \hline SIG GND \\ \hline DCD \\ \hline + 12V \\ \hline - 12V \\ \hline DTR \\ \hline RI \\ \hline \end{array}$	$ \begin{array}{c} 1 & 2 & 3 & 4 & 5 & 6 \\ 1 & 2 & 3 & 4 & 5 & 6 \\ 14 & 15 & 16 & 17 & 18 & 19 \\ \hline $	8 9 10 11 12 13 20 21 22 23 24 25 Printer Side DO D0
24 23 22 21 20 Computer Side	$\begin{array}{c} 19 18 17 16 15 14 \\ \hline Peripheral \\ Side \\ \hline CHASSIS GROUND \\ \hline T \times D \\ \hline R \times D \\ \hline R \times D \\ \hline R TS \\ \hline CTS \\ \hline DSR \\ \hline SIG GND \\ \hline DCD \\ \hline + 12V \\ \hline - 12V \\ \hline DTR \\ \hline RI \\ \hline \end{array}$	$\begin{array}{c cccc} & \bullet & \bullet & \bullet & \bullet & \bullet \\ \hline 1 & 2 & 3 & 4 & 5 & 6 \\ \hline 14 & 15 & 16 & 17 & 18 & 19 \\ \hline & & \bullet & \bullet & \bullet & \bullet \\ \hline & & & & \bullet & \bullet & \bullet \\ \hline & & & & & \bullet & \bullet & \bullet \\ \hline & & & & & & \bullet & \bullet \\ \hline & & & & & & \bullet & \bullet & \bullet \\ \hline & & & & & & & \bullet & \bullet \\ \hline & & & & & & & \bullet & \bullet & \bullet \\ \hline & & & & & & & & \bullet & \bullet \\ \hline & & & & & & & & & \bullet & \bullet \\ \hline & & & & & & & & & \bullet & \bullet \\ \hline & & & & & & & & & \bullet & \bullet \\ \hline & & & & & & & & & & \bullet & \bullet \\ \hline & & & & & & & & & & & \bullet & \bullet \\ \hline & & & & & & & & & & & \bullet & \bullet \\ \hline & & & & & & & & & & & \bullet & \bullet \\ \hline & & & & & & & & & & & \bullet & \bullet \\ \hline & & & & & & & & & & & & \bullet \\ \hline & & & & & & & & & & & & & \bullet \\ \hline & & & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & & & & \\ \hline & & & & & & & & & & & & & & & & & & &$	8 9 10 11 12 13 20 21 22 23 24 25 Printer Side Printer Side DO



PC40-III SERVICE MANUAL

4-6

SECTION 5

• IC PINOUTS

• SCHEMATICS

INFORMATION IN THIS SECTION IS FOR REFERENCE ONLY. COMMODORE WILL NOT SUPPLY COMPONENT PARTS FOR OEM ASSEMBLIES.

IC PIN OUTS & SIGNAL DESCRIPTIONS

1)	80286	CPU	390300-01
2)	FE3000A	CPU CNTRL	390316-01
3)	FE3010B	PERP CNTRL	390317-02
4)	FE3020	ADDR BUFFER	390319-01
5)	FE3030	DATA BUFFER	390318-01
6)	PVGA-1A	PARADISE VIDEO	390302-01
7)	PPC1	PRINTER INTERFACE	318091-01
8)	WD37C65	FDC	390304-03
9)	8250	SERIAL INTERFACE	380205-01
10)	5720	MOUSE CONTROL	318087-01
1) 80286 CPU 390300-01

Component Pad Views—As viewed from underside of component when mounted on the board.

P.C. Board Views—As viewed from the component side of the P.C. board.



SYMBOL TYPE NAME AND FUNCTION CLK I SYSTEM CLOCK provides the fundamental timing for 80286 systems. It is divided by two inside the 80286 to generate the processor clock. The inte divide-by-two circultry can be synchronized to an external clock generator by a LOW to HIGH transition on the RESET input. D15-D0 I/O DATA BUS inputs data during memory, I/O, and interrupt acknowledge: enad cycle; outputs data during memory and I/O write cycles. The data b active HIGH and floats to 3-state OFF during bus hold acknowledge. A23-A0 O ADDRESS BUS outputs physical memory and I/O port addresses. A0 is LOW when data is to be transferred on pins D7-0. A23-A16 are LOW du I/O transfer. The address bus is active HIGH and floats to 3-state OFF during bus hold acknowledge. BHE O BUS HIGH ENABLE indicates transfer or data on the upper byte of the data bus. D15-8. Eight-bit oriented devices assigned to the upper byte of the obus would normally use BHE to condition chip select functions. BHE is active LOW and floats to 3-state OFF during bus hold acknowledge. BHE O 0 0 Word transfer 0 1 Byte transfer on lower half of data bus (D15-3) 1 0 1 0 Byte transfer on lower half of data bus (D7-0) 1 1 Will never occur 51, 550 O BUS CYCLE STATUS indicates initiation of a bus cycle and, along with M/IO and COD/INTA, defines the type of bus cycle. The bus is in a Ts s whenever one									
CLK I SYSTEM CLOCK provides the fundamental timing for 8026 systems. It is divided by two inside the 80286 to generate the processor clock. The inte divide-by-two circuitry can be synchronized to an external clock generator by a LOW to HIGH transition on the RESET input. D15-D0 I/O DATA BUS inputs data during memory, I/O, and interrupt acknowledge read cycles; outputs data during memory and I/O write cycles. The data by active HIGH and floats to 3-state OFF during bus hold acknowledge. A23-A0 O ADDRESS BUS outputs physical memory and I/O port addresses. A0 is LOW when data is to be transferred on pins D7-0. A23-A16 are LOW du I/O transfer. The address bus is active HIGH and floats to 3-state OFF during bus hold acknowledge. BHE O BUS HIGH ENABLE indicates transfer or data on the upper byte of the data bus. D15-8. Eight-bit oriented devices assigned to the upper byte of the data bus. D15-8. Eight-bit oriented devices assigned to the upper byte of the data bus. D15-8. BHE O 0 Word transfer 0 1 Byte transfer on upper half of data bus (D15-8) BHE NUI never occur Will never occur SI, S0 O Bus Cycle Status Definition 0 1 Byte transfer on apper half of data bus (D15-8) BUS CYCLE STATUS indicates initiation of a bus cycle and, along with M/TO and COD/INTA, defines the type of bus cycle. The bus is in a Ts s 0 0 0 Interrupt acknowle	SYMBOL	TYPE	NAME AND	FUNCTION	v				
D15-D0 I/O DATA BUS injusts data during memory, I/O, and interrupt acknowledge read cycles; outputs data during memory and I/O write cycles. The data bas active HIGH and floats to 3-state OFF during bus hold acknowledge. A23-A0 O ADDRESS BUS outputs data during memory and I/O port addresses. A0 is LOW when data is to be transferred on pins D7-0. A23-A16 are LOW du I/O transfers. The address bus is active HIGH and floats to 3-state OFF during bus hold acknowledge. BHE O BUS HIGH EnABLE indicates transfer or data on the upper byte of the data bus. D15-8. Eight-bit oriented devices assigned to the upper byte of the obus would normally use BHE to condition chip select functions. BHE is active LOW and floats to 3-state OFF during bus hold acknowledge. BHE O BUS HIGH and A0 Encodings BHE value A0 Value Function 0 0 Word transfer 0 1 Byte transfer on lower half of data bus (D15-8) 1 0 Byte transfer on lower half of data bus (D7-0) 1 1 Will never occur SI, S0 0 BUS CYCLE STATUS indicates initiation of a bus cycle and, along with M/IO and COD/INTA, defines the type of bus cycle. The bus is in a Te s avheaver one or both are LOW, SI and S0 are active LOW and float to 3-state OFF during bus hold acknowledge. 0 0 0 1 0 0 1 </td <td>CLK</td> <td>I</td> <td>SYSTEM CLO</td> <td>CK provid</td> <td>es the i</td> <td>fundame</td> <td>ntal timing for 80286 systems. It is divided by two inside the 80286 to generate the processor clock. The internal</td>	CLK	I	SYSTEM CLO	CK provid	es the i	fundame	ntal timing for 80286 systems. It is divided by two inside the 80286 to generate the processor clock. The internal		
DIS-D0 I/O DATA BUS inputs data during memory, I/O, and interrupt acknowledge read cycles; outputs data during memory and I/O write cycles. The data biactive HIGH and floats to 3-state OFF during bus hold acknowledge. A23-A0 O ADDRESS BUS outputs physical memory and I/O port addresses. A0 is LOW when data is to be transferred on pins D7-0. A23-A16 are LOW du I/O transfers. The address bus is active HIGH and floats to 3-state OFF during bus hold acknowledge. BHE O BU BIGH ENABLE indicates transfer or data on the upper byte of the data bus (D15-8) I Byte transfer on upper half of data bus (D15-8) I 0 Byte transfer on upper half of data bus (D15-8) I 1 Will never occur SI, S0 O BUS CYCLE STATUS indicates intraisfer on upper half of data bus (D15-4) I 0 Byte transfer on lower half of data bus (D15-4) I 0 Byte transfer on upper half of data bus (D15-4) I 0 Byte transfer on upper half of data bus (D15-4) I 0 Byte transfer on upper half of data bus (D15-4) I 0 Bus Cycle status Definition SI, S0 O Bus Cycle Status Definition O 0 0 Interrupt acknowledge 0 0 0 Interru			divide-by-two	circultry ca	n oe sy	acutoury.	zed to an external clock generator by a LOW to HIGH transition on the RESET input.		
A23-A0 O ADDRESS BUS outputs physical memory and I/O port addresses. A0 is LOW when data is to be transferred on pins D7-0. A23-A16 are LOW du I/O transfers. The address bus is active HIGH and floats to 3-state OFF during bus hold acknowledge. BHE O BUS HIGH ENABLE indicates transfer or data on the upper byte of the data bus. D15-8. Eight-bit oriented devices assigned to the upper byte of the or bus would normally use BHE to condition chip select functions. BHE is active LOW and floats to 3-state OFF during bus hold acknowledge. BHE O 0 Word transfer 0 1 Byte transfer on upper half of data bus (D15-8) 1 0 Word transfer 0 1 Byte transfer on lower half of data bus (D7-0) 1 1 Will never occur SI, S0 O BUS CYCLE STATUS indicates initiation of a bus cycle and, along with M/TO and COD/INTA, defines the type of bus cycle. The bus is in a Ts a whenever one or both are LOW will and to acknowledge 0 0 0 0 0 0 0 1 0 0 0 1 1 0 Bus cycle Status Definition COD/INTA M/TO SI SO Bus Cycle Bus Cycle Status Definition COD/INTA M/TO 0 <t< td=""><td>D15-D0</td><td>1/0</td><td>DATA BUS in active HIGH a</td><td>puts data d and floats to</td><td>luring i o. 3-sta</td><td>memory, te OFF (</td><td>I/O, and interrupt acknowledge read cycles; outputs data during memory and I/O write cycles. The data bus is during hus hold acknowledge.</td></t<>	D15-D0	1/0	DATA BUS in active HIGH a	puts data d and floats to	luring i o. 3-sta	memory, te OFF (I/O, and interrupt acknowledge read cycles; outputs data during memory and I/O write cycles. The data bus is during hus hold acknowledge.		
BHE O Indexted the initial initinitial initinitial initial initial initininitial initinininitial	A23-A0	0	ADDRESS BI	IS outputs	nhysics	i memor	and 1/0 nort addresses A0 is 1.0W when data is to be transferred on nins D7.0 A23.A16 are 1.0W during		
BHE OBUS HIGH ENABLE indicates transfer or data on the upper byte of the data bus. D15-8. Eight-bit oriented devices assigned to the upper byte of the data bus. D15-8. Eight-bit oriented devices assigned to the upper byte of the data bus. D15-8. Eight-bit oriented devices assigned to the upper byte of the data bus. D15-8. Eight-bit oriented devices assigned to the upper byte of the data bus. D15-8. Eight-bit oriented devices assigned to the upper byte of the data bus. D15-8. Eight-bit oriented devices assigned to the upper byte of the data bus. D15-8. Eight-bit oriented devices assigned to the upper byte of the data bus. D15-8. Eight-bit oriented devices assigned to the upper byte of the data bus. D15-8. Eight-bit oriented devices assigned to the upper byte of the data bus. D15-8. Eight-bit oriented devices assigned to the upper byte of the data bus. D15-8. Eight-bit oriented devices assigned to the upper byte of the data bus. D15-8. Eight-bit oriented devices assigned to the upper byte of the data bus. D15-8. Eight-bit oriented devices assigned to the upper byte of the data bus. D15-8. Eight-bit oriented devices assigned to the upper byte of the data bus. D15-8. Eight-bit oriented devices assigned to the upper byte of the data bus. D15-8. Eight-bit oriented devices assigned to the upper byte of the data bus. D15-8. Eight-bit oriented devices assigned to the upper byte of the data bus. D15-8. Eight-bit oriented devices assigned to the upper byte of the data bus. D15-8. Eight-bit oriented devices data bus. D15-8. Eight-bit oriented devices assigned to the upper byte of the data bus. D15-8. Eight-bit oriented devices data bus. D15-8. Eight-bit oriented data bus. D15-8. Eight-bit orient	1000 100	•	1/O transform	The edding	physics	a netivo	is and not full addresses to a bow which data is be transitived on plus Drv. And Alto are how during		
BHE 0 BUS FIGH ENABLE indicates transfer or data on the upper byte of the data bus. DIS-s. Eight-off off during bus hold acknowledge.	DIST	•	I'V GARISTERS, INC RAUTES DUS IS RELIVE FILORI AND HOURS 10 3-STATE OFF GUINN DUS BOID ACKNOWLEDGE.						
Bits but for condition chip select functions. BHE is active LOW and floats to 3-state OFF during bus hold acknowledge. BHE Value A0 Value Function 0 0 Word transfer 0 1 Byte transfer on upper half of data bus (D15-8) 1 0 Byte transfer on lower half of data bus (D7-0) 1 1 Will never occur SI, S0 O BUS CYCLE STATUS indicates initiation of a bus cycle and, along with M/IO and COD/INTA, defines the type of bus cycle. The bus is in a Ts a whenever one or both are LOW, ST and S0 are active LOW and float to 3-state OFF during bus hold acknowledge. 80286 Bus Cycle Status Definition COD/INTA M/IO SI S0 O Interrupt acknowledge 0 0 1 Will not occur O Will not occur 0 0 1 None; not a status cycle 0 1 1 Memory data read 0 1 1 Memory data read 0 1 1 None; not a status cycle	DAL	0	BUS HIGH ENABLE multates transfer or data on the upper byte of the data bus. D15-8. Eight-bit oriented devices assigned to the upper byte of the data						
BHE Value A0 Value Function 0 0 Word transfer 0 1 Byte transfer on lower half of data bus (D15-8) 1 0 Byte transfer on lower half of data bus (D7-0) 1 1 Will never occur SI, S0 0 BUS CYCLE STATUS indicates initiation of a bus cycle and, along with M/IO and COD/INTA, defines the type of bus cycle. The bus is in a Ts a whenever one or both are LOW, SI and SO are active LOW and float to 3-state OFF during bus hold acknowledge. 80286 Bus Cycle Status Definition COD/INTA M/IO SI COD/INTA M/IO SI SO Bus Cycle Initiated 0 (LOW) 0 0 Interrupt acknowledge 0 0 1 Will not occur 0 0 1 None; not a status cycle 0 1 0 IF A1 = 1 then halt; else shutdown 0 1 1 None; not a status cycle 1 (HIGRH) 0 0 <			bus would normally use BHE to condition chip select functions. BHE is active LOW and floats to 3-state OFF during bus hold acknowledge. BHE and A0 Encodings						
0 0 Word transfer 0 1 Byte transfer on upper half of data bus (D15-8) 1 0 Byte transfer on lower half of data bus (D7-0) 1 1 Will never occur SI, S0 0 BUS CYCLE STATUS indicates initiation of a bus cycle and, along with M/IO and COD/INTA, defines the type of bus cycle. The bus is in a Ts a whenever one or both are LOW, SI and S0 are active LOW and float to 3-state OFF during bus hold acknowledge. S0286 Bus Cycle Status Definition COD/INTA M/IO SI S0 Bus Cycle Initiated 0 (LOW) 0 0 0 0 1 Will not occur 0 0 0 1 None; not a status cycle 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 </td <td></td> <td></td> <td>BHE Value</td> <td>A0 Valu</td> <td>e</td> <td></td> <td>Function</td>			BHE Value	A0 Valu	e		Function		
0 1 Byte transfer on upper half of data bus (D15-8) 1 0 Byte transfer on lower half of data bus (D7-0) 1 1 Will never occur SI, S0 0 BUS CYCLE STATUS indicates initiation of a bus cycle and, along with M/IO and COD/INTA, defines the type of bus cycle. The bus is in a Ts a whenever one or both are LOW, SI and S0 are active LOW and float to 3-state OFF during bus hold acknowledge. S0286 Bus Cycle Status Definition COD/INTA M/IO SI S0 Bus Cycle Initiated 0 (LOW) 0 0 0 1 Nill not occur 0 0 1 0 1 None; not a status cycle 0 1 0 0 1 Nemory data read 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 1 1 1 Nemory data write 0 1 1 1 0			0	0		Vord tra	nefer		
30 Byte transfer on lower half of data bus (D7-0) 1 1 1 </td <td></td> <td></td> <td>õ</td> <td>1</td> <td>'n</td> <td>vie fran</td> <td>ther on unner helf of date hus (D15.3)</td>			õ	1	'n	vie fran	ther on unner helf of date hus (D15.3)		
1 1 Will never occur SI, S0 0 BUS CYCLE STATUS indicates initiation of a bus cycle and, along with M/IO and COD/INTA, defines the type of bus cycle. The bus is in a Ts a whenever one or both are LOW, SI and S0 are active LOW and float to 3-state OFF during bus hold acknowledge. 80286 Bus Cycle Status Definition COD/INTA M/IO SI S0 Bus Cycle Initiated 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1			1	ō	Ē	vie tran	for on type and of data has (07-0)		
SI, S0 O BUS CYCLE STATUS indicates initiation of a bus cycle and, along with M/IO and COD/INTA, defines the type of bus cycle. The bus is in a Ts a whenever one or both are LOW, SI and S0 are active LOW and float to 3-state OFF during bus hold acknowledge. 80286 Bus Cycle Status Definition COD/INTA M/IO SI S0 Bus Cycle Initiated 0 (LOW) 0 0 Interrupt acknowledge 0 0 Interrupt acknowledge 0 0 1 Will not occur 0 0 Interrupt acknowledge 0 0 1 None; not a status cycle 0 0 Interrupt acknowledge 0 0 1 None; not a status cycle 0 0 Interrupt acknowledge 0 0 1 None; not a status cycle 0 1 Interrupt acknowledge 0 0 1 0 IF A1 = 1 then halt; else shutdown 0 1 0 Memory data write 0 1 0 Memory data write 0 1 1 None; not a status cycle 1 1 1 None; not a status cycle 1 1 1 1 None; not a status cycle 1			i	1	w.	VIII metter			
whenever one or both are LOW, SI and SO are active LOW and float to 3-state OFF during bus hold acknowledge. 80286 Bus Cycle Status Definition COD/INTA M/IO SI SO Bus Cycle Initiated 0 (LOW) 0 0 0 Interrupt acknowledge 0 0 0 1 Will not occur 0 0 1 0 Will not occur 0 0 1 1 None; not a status cycle 0 1 0 1 FA1 = 1 then halt; else shutdown 0 1 0 1 Memory data read 0 1 1 1 None; not a status cycle 1 1 1 None; not a status cycle 1 (HIGH) 0 0 0 Will not occur	ST 50	0	BUS CYCLE	TATIS In	dionies	initiatia	r of a big scale and along with $M/\overline{\Omega}$ and COD/\overline{NTA} defines the type of hus cycle. The hus is in a Ta state		
Source Status DefinitionSource Status DefinitionCOD/INTA M/IO SI S0Bus Cycle Initiated0 (LOW)00001001010011011011010110011011011101110111011	01,00	•	whenever one	or both on	TOW		In of a bus cycle and, along with MATO and CODANTA, defined the type of our state state of a mark a state		
Source Status DefinitionCOD/INTAM/IOSitus Definition00SISOBus Cycle Initiated0000Interrupt acknowledge0001Will not occur0010Will not occur0011None; not a status cycle0100IF A1 = 1 then halt; else shutdown0100If Memory data read011None; not a status cycle11None; not a status cycle1(HIGH)000			wachevel one		LUW	, SI anu	SU HE RELIVE LOW AND HORE TO PSINE OFF UNING DUS NOW ACKNOWLEDGE.		
CUD/INTA M/IO SI S0 Bus Cycle Initiated 0 0 0 Interrupt acknowledge 0 0 0 1 Will not occur 0 0 1 0 Will not occur 0 0 1 0 Will not occur 0 0 1 1 None; not a status cycle 0 1 0 0 IF A1 = 1 then halt; else shutdown 0 1 0 1 Memory data read 0 1 1 None; not a status cycle 0 1 1 None; not a status cycle			COD ALTEL	00	280 BL	is Cycle	Status Deriniuon		
0 (LOW) 0 0 0 Interrupt acknowledge 0 0 0 1 Will not occur 0 0 1 0 Will not occur 0 0 1 1 None; not a status cycle 0 1 0 0 IF A1 = 1 then halt; else shutdown 0 1 0 1 Memory data read 0 1 1 Memory data write 0 1 1 None; not a status cycle 1 1 1 None; not a status cycle 1 1 1 None; not a status cycle 0 1 1 None; not a status cycle 1 1 1 None; not a status cycle 1 0 0 0 1 1 None; not a status cycle 1 1 None; not a status cycle			COD/INTA	M/IO	51	SO	Bus Cycle Initiated		
0 0 0 1 Will not occur 0 0 1 0 Will not occur 0 0 1 0 Will not occur 0 0 1 1 None; not a status cycle 0 1 0 IF A1 = 1 then halt; else shutdown 0 1 0 1 Memory data read 0 1 1 0 Memory data write 0 1 1 None; not a status cycle 1 1 1 None; not a status cycle 1 0 0 0 Will not occur			0 (LOW)	0	0	0	Interrupt acknowledge		
0 0 1 0 Will not occur 0 0 1 1 None; not a status cycle 0 1 0 0 IF A1 = 1 then halt; else shutdown 0 1 0 0 IF A1 = 1 then halt; else shutdown 0 1 0 1 Memory data read 0 1 1 0 Memory data write 0 1 1 None; not a status cycle 1 (HIGH) 0 0 Will not occur			0	0	0	1	Will not occur		
0011None; not a status cycle0100IF A1 = 1 then halt; else shutdown0101Memory data read0110Memory data write0111None; not a status cycle1(HIGH)000Will not occur			0	0	1	0	Will not occur		
0100IF A1 = 1 then halt; else shutdown0101Memory data read0110Memory data write0111None; not a status cycle1(HIGH)000Will not occur			0	0	1	1	None; not a status cycle		
0101Memory data read0110Memory data write0111None; not a status cycle1 (HIGH)000Will not occur			0	1	0	0	IF A1 = 1 then halt; else shutdown		
0110Memory data write0111None; not a status cycle1 (HIGH)000Will not occur			0	1	0	1	Memory data read		
0 1 1 1 None; not a status cycle 1 (HIGH) 0 0 0 Will not occur			0	1	1	0	Memory data write		
1 (HIGH) 0 0 0 Will not occur			0	1	1	1	None: not a status cycle		
			1 (HIGH)	0	0	0	Will not occur		
1 0 0 1 1/O read			1	0	0	1	I/O read		
1 0 1 0 I/O write			1	0	1	ō	I/O write		
1 0 1 1 None: not a status cycle			1	0	1	1	None: not a status cycle		
1 1 0 0 Will not occur			1	1	Ō	õ	Will not occur		
1 1 0 1 Memory instruction read			1	1	Ó	1	Memory instruction read		
1 1 1 D Will not occur			1	1	1	D	Will not occur		
1 1 1 None: not a status cycle			1	1	1	1	None: not a status cycle		

SYMBOL	TYPE	NAME AND FUNCTION
M/10	0	MEMORY I/O SELECT distinguishes memory access from I/O access, if HIGH during Ts, a memory cycle or a halt/shutdown cycle is in progress. It LOW, an I/O cycle or an interrupt acknowledge cycle is in progress. M/IO floats to 3-state OFF during bus hold acknowledge.
COD/INTA	0	CODE/INTERRUPT ACKNOWLEDGE distinguishes instruction fetch cycles from memory data read cycles. Also distinguishes interrupt acknowledge cycles from I/O cycles. COD/INTA floats to 3-state OFF during bus hold acknowledge. Its timing is the same as M/IO.
LOCK	0	BUS LOCK indicates that other system bus masters are not to gain control of the system bus for the current and the following bus cycle. The LOCK signal may be activated explicitly by the "LOCK" instruction prefix or automatically by 80286 hardware during memory XCHG instructions, interrupt acknowledge, or descriptor table access. LOCK is active LOW and floats to 3-state OFF during bus hold acknowledge.
READY	I	BUS READY terminates a bus cycle. Bus cycles are extended without limit until terminated by READY LOW. READY is an active LOW synchronous input re- quiring setup and hold times relative to the system clock be met for correct operation. READY is ignored during bus hold acknowledge.
HOLD	I	BUS HOLD REQUEST AND HOLD ACANOWLEDGE control ownership of the 80286 local bus. The HOLD input allows another local bus master to
HLDA	0	request control of the local bus. When control is granted, 80280 will float its bus drivers to 3-state OFF and then activate HLDA, thus entering the bus hold acknowledge condition. The local bus will remain granted to the requesting master until HOLD becomes inactive which results in the 80286 deactivating HLDA and regaining control of the local bus. This terminates the bus hold acknowledge condition. HOLD may be asynchronous to the system clock. These signals are active HIGH.
INTR	I	INTERRUPT REQUEST requests the 80286 to suspend its current program execution and service a pending external request. Interrupt requests are masked whenever the interrupt enable bit in the flag word is cleared. When the 80286 responds to an interrupt request, it performs two interrupt acknowledge bus cycles to read an 8-bit interrupt vector that identifies the source of the interrupt. To assure program interruption, INTR must remain active until the first interrupt acknowledge cycle is completed. INTR is sampled at the beginning of each processor cycle and must be active HIGH at least two processor cycles before the current instruction ends in order to interrupt before the next instruction. INTR is level sensitive, active HIGH, and may be asynchronous to the system clock.
NMI	I	NON-MASKABLE INTERRUPT REQUEST interrupts the 80286 with an internally supplied vector value of 2. No interrupt acknowledge cycles are performed. The interrupt enable bit in the 80286 flag word does not affect this input. The NMI input II active HIGH, may be asynchronous to the system clock, and is edge triggered after internal synchronization. For proper recognition, the input must have been previously LOW for at least four system clock cycles and remain HIGH for at least four system clock cycles.
PEREQ	I	PROCESSOR EXTENSION OPERAND REQUEST AND ACKNOWLEDGE extend the memory management and protection capabilities of the 80286
PEACK	0	to processor extensions. The PEREQ input requests the 80286 to perform a data operand transfer for a processor extension. The PEACK output signals the pro- cessor extension when the requested operand is being transferred. PEREQ is active HIGH and floats to 3-state OFF during bus hold acknowledge. PEACK may be asynchronous to the system clock. PEACK is active LOW.
BUSY	I	PROCESSOR EXTENSION BUSY AND ERROR indicate the operating condition of a processor extension to the 80286. An active BUSY input stops 80286 pro-
ERROR	I	gram execution on WAIT and some ESC instructions until <u>BUSY</u> becomes inactive (HIGH). The 80286 may be interrupted while waiting for BUSY to become in- come inactive. An active ERROR input causes the 80286 to perform a processor extension interrupt when executing WAIT or some ESC instructions. These inputs are active LOW and may be asynchronous to the system clock. These inputs have internal pull-up resistors.
RESET	I	SYSTEM RESET clears the internal logic of the 80286 and is active HIGH. The 80286 may be reinitialized at any time with a LOW to HIGH transition on RESET which remains active for more than 16 system clock cycles. During RESET active, the output pins of the 80286 enter the state shown below: 80286 Pin State During Reset Pin Value Pin Names
		1 (HIGH) S0, S1, PEACK, A23-A0, BHE, LOCK 0 (LOW) M/IO, COD/INTA, HLDA (Note 1) Jetoto OF DIS-D0
		Operation of the 80286 begins after a HIGH to LOW transition on RESET. The HIGH to LOW transition of RESET must be synchronous to the system clock. Approximately 38 CLK cycles from the trailing edge of RESET are required by the 80286 for internal initialization before the first bus cycle, to fetch code from the power-on execution address, occurs.
		A LOW to HIGH transition of RESET synchronous to the system clock will end a processor cycle at the second HIGH to LOW transition of the system clock. The LOW to HIGH transition of RESET may be asynchronous to the system clock; however, in this case it cannot be predetermined which phase of the processor clock will occur during the next system clock period. Synchronous LOW to HIGH transitions of RESET are required only for systems where the processor clock must be phase synchronous to another clock.
Vss	I	SYSTEM GROUND: 0 Volts.
Vce	I	SYSTEM POWER: +5 Volt Power Supply.
СЛР	I	SUBSTRATE FILTER CAPACITOR: a 0.047 μ F ± 20% 12V capacitor must be connected between this pin and ground. This capacitor filters the output of the internal substrate bias generator. A maximum DC leakage current of 1 μ A is allowed through the capacitor. For correct operation of the 80286, the substrate bias generator must charge this capacitor to its operating voltage. The capacitor chargeup time is 5 milliseconds (max.) after Vcc and CLK reach their specified AC and DC parameters. RESET may be applied to prevent spurious activity by the CPU during this time. After this time, the 80286 processor clock can be synchronized to another clock by pulsing RESET LOW synchronous to the system clock.

NOTE: HLDA is only Low if HOLD is inactive (Low).

2) FE3000A CPU CNTRL 390316-01

PIN



TYPE	SYMBOL	FUNCTION
	ENPALZ	Active high Displac external wait state
		seperator.
I	F16	16 BIT MEMORY OPERATION
		Active high Indicates that the current memory
		cycle
I	HLDA	HOLD ACKNOWLEDGE FROM THE 80286
		Active high - Indicates that the 80286 has released
	MPO1	the bus in response to a CPUHRQ signal.
•	Тулп	Active high - Bus request from a DMA controller.
I	IOCRDY	EXPANSION BUS READY
		Active high - Signal from the expansion bus to in-
_		dicate that the current cycle may complete.
I	MDPINO	PARITY BIT FROM RAM BANK 0
	MODINI	Parity bit from on board RAM bits 0-7.
•	MEDITINI	Parity bit from on board RAM bits \$-15.
I	MNIO	MEMORY I/O SELECT
		Active high Signal from the 80286 indicating the
		next cycle is a memory cycle.
I	NAEN1	ENABLE DMA CHANNELS 0-3 TO USE DATA
		BUS
1	NAENT	ACUVE IOW ENABLE DMA CHANNELS 5.7 TO LICE DATA
•	INFREENA	RUS
		Active low
I	NBUSY	BUSY STATUS ASSERTED BY 80287
		Active low
1	NCS287	80287 I/O CHIP DECODE
0	NIPO13	INTEDDIOT DEGUEST 13
Ŭ	THE PLANE	Active low — Co-processor error
I	NDMAMR	DMA MEMORY READ COMMAND
		Active low - Memory read command from a DMA
		controller
0	RST287	RESET TO 80287
0	SVSCI K	ACUVE RIGA SVSTEM CLOCK
U.	3130UK	System clock in phase with and half the frequency
		of the PROCLK. (ie: 6, 8, or 10MHz)
0	RESCPU	RESET TO 80286
		Active high - Reset to CPU from a command to
•	DEEDET	exil protected mode or an external reset.
0	REFDEI	Signal that toggles each time there is a refresh cycle.
		to the RAM.
0	Q1	START OF BUS CYCLE.
		Active high - Indicates start of a bus cycle to the
•	DOW	external wait state generator.
0	PCK	PARITY CHECK
		heen detected.
0	PCLK	CLOCK TO 8042
0	PROCLK	PROCESSOR CLOCK TO 80286
		Clock twice the processor speed. (ie: 12, 16, or 20
•	NEAT	MHz)
U T/O	NPCLK	INVERTED CLUCK TO 8042
20	MAPSH	Active low — Indicates the current has cycle is a
		RAM refresh cycle.
	VSS	GROUND
	VDD	+5 VOLTS SUPPLY
1/0	XAO	ADDRESS A0
0	NDENA	Active nigh - System Rodress Dit U
U		Active low
0	NDEN1	GATE DATA 8-15
		Active low
0	DIR245	BYTE SWAP DIRECTION
		Signal to control byte swap direction on a 16 bit
0	NEDECH	ENABLE REFRESH ADDRESS
9	INDER STR	Active low — Signal to enable the refresh address
		to the address bus during a RAM refresh cycle.
0	NNPCS	80287 CHIP SELECT
		Active low

PIN	TYPE	SYMBOL	FUNCTION
50	0	NEDMMR	ENABLE DMA MEMORY READ Active low — Gates a memory read to the bus dur-
			ing a DMA cycle.
51	0	NINTA	INTERRUPT ACKNOWLEDGE
			Active low — Interrupt acknowledge to the inter-
52	0	NNMI	NMI OUTPUT TO 80286
67	•	NB7286	Active low — Non-maskable interrupt to 80286.
33	U	NDLLOO	Active low
54	0	LSA0	LATCHED SYSTEM ADDRESS A0
			Active high — System address bit U during a CrU
55	0	IOCHCK	I/O DEVICE ERROR
			Active high — Indicates an error from the expan-
56		UNUSED	UNUSED
			Must be left open
57	I	NERROR	80287 ERROR
58	I	NIOCHK	I/O CHECK
	_		Active low - Error signal from the expansion bus.
59	I	NIOS16	16 BIT I/O TRANSFER
			dicate that the current bus cycle is a 16 bit I/O
~	-		transfer.
00	1	NNMICS	Active low — Decode of NMI enable port.
61	I	NRAMSL	ON BOARD RAM DECODE
63		NDECIN	Active low DESET IN
02	•	MALSIN	Active low - External reset in used to generate a
	-		system reset.
63	I	NENFAST	ENABLE LOOK AHEAD DECODE
			read and write signals with zero wait states.
64	I	NZROWS	ZERO WAIT STATES
			Active low — indicates the current bus cycle should have no wait states.
65	I	OUTI	TERMINAL COUNT OF TIMER CHANNEL 1
			Active high — Terminal count from timer channel
66	1	RC	RESET TO CPU 80286
67		60	Active high — Input to generate RESET to CPU.
68	i	50 S1	BUS CYCLE STATUS SU FROM 80286
69	I	XA3	ADDRESS A3
70	1	YD7	Active high — System address bit 3 SYSTEM DATA BUS BIT 7
10	•	AD1	Active high
71	1	NENDCY	TERMINATE CURRENT CYCLE
			Active low — Signal from external wait state generator to end the current hus cycle.
72	0	HLDA1	HOLD ACKNOWLEDGE TO DMA
			Active high Hold acknowledge to one of DMA
73	0	F119M	1.19 MHz CLOCK TO TIMER
74	0	F14M	14.318 MHz SIGNAL TO EXPANSION BUS
75	0	GTE245	ENABLE BUS SWAP Active low — Cates data during the swap of a byte
			on a 16 bit transfer on a 8 bit device.
76	0	NRESET	RESET TO SYSTEM LOGIC
77	0	NREADY	SYNCHRONIZED READY TO CPU
	-		Active low - Ready to CPU indicating that the
72	т	X18284	CRYSTAL TO 8284 CLOCK CENERATOR
79	ō	X28284	CRYSTAL TO 8284 CLOCK GENERATOR
80	I	X1284	CRYSTAL TO 82284 CLOCK GENERATOR
81 82	ő	DTNR	DATA DIRECTION CONTROL
	-		Active low - A low indicates a bus read cycle.
83	0	ALE	ADDRESS LATCH ENABLE
			80286.
84		VDD	+5 VOLTS SUPPLY

		2 6		27	I	IRQ10	INTERRUP	T REQU	EST 10	
		LA C	000000 MELEM	28	т	IBOII	Active high	T DEOU	ECT 11	
		MO	A A A A A A A A A A A A A A A A A A A	20		IKUII	Active high	I KEQU	EST 11	
				29	I	IRQ12	INTERRUP	T REQU	EST 12	
				-			Active high			
			1222828282	30	1/0	AL(0)	ADDRESS	BIT 0 DIT 1		
DMA	CT X	,•	74 DR05	32	1/0	AL(1) AL(2)	ADDRESS	BIT 2		
NMAS	STER -	— iš	73 DRQ6	33	ĩ/õ	AL(3)	ADDRESS	BIT 3		
K	BINT	14	71 AEN	34	1/0	AL(4)	ADDRESS	BIT 4		
	IRQ4 —	16	70 TC	35	1/0	AL(5)	ADDRESS	BIT 5		
	IRQ5 —	17	68 NDACKEN	30	1/0	AL(6)	ADDRESS	BIT 6		
	IRQ7 -	19	67 DACKO	38	1/0	AL(7)	ADDRESS	DII / RIT 8		
	DUTI —	20	65 DACK1	39	ľ/O	AL(9)	ADDRESS	BIT 9		
	VSS	$-\frac{n}{2}$ F	E3010A FARADAY 4 - VSS	40	I/O	AH(0)	ADDRESS	BIT 10		
5	SPKR —	224	62 NIRQ13	41	1/0	AH(1)	ADDRESS	BIT 11		
N	IRQ8	25	61 IRQ14 60 IRQ15	42		VDD			,	
I	RQ10	27	59 NINTA	44	0	AH(2)	ADDRESS	BUFFLI RIT 12		
1	RQ11		S8 NRTCCS	45	ŏ	AH(3)	ADDRESS	BIT 13		
	AL(0)	30	56 NRFSH	46	0	AH(4)	ADDRESS	BIT 14		
4	AL(1)	31	55 AH(13) 54 AH(12)	47	0	AH(5)	ADDRESS	BIT 15		
				48	ŏ	AH(0) AH(7)	ADDRESS	BII 10 RFT 17		
				50	ŏ	AH(8)	ADDRESS	BIT 18		
				51	Õ	AH(9)	ADDRESS	BIT 19		
				52	0	AH(10)	ADDRESS	BIT 20		
		535		53	0	AH(11)	ADDRESS	BIT 21		
		222	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	54	0	AH(12)	ADDRESS	BIT 22 BIT 23		
PIN	TYPE	SYMBOL	FUNCTION	56	ĭ	NRFSH	REFRESH	ADDRES	S	
1		VSS	GROUND		-		Active low -	- Signal	to enable th	e refresh to the ad-
2	1/0	DATA(0)	DATA BIT 0		_		dress bus du	ring a R/	M refresh	cycle.
3	1/0	DATA(1)	DATA BIT 1	57	I	ALE	ADDRESS	LATCH I	SNABLE	
	1/0	DATA(2)	DATA BIT 2 Data Bit 3	59	0	NETCOS	ACTIVE NIGN		CHIP SE	LECT
6	ĩ/õ	DATA(4)	DATA BIT 4	30	•	MATCOS	Active low	0.0000	CHIR OD	LLOI
7	1/0	DATA(5)	DATA BIT 5	59	I	NINTA	INTERRUP	T ACKN	OWLEDGE	FROM CPU
8	1/0	DATA(6)	DATA BIT 6				(80286)			
9	1/0	DATA(7)	DATA BIT 7				Active low -	— Interru Iorr	pt acknowle	edge to the inter-
10		HLDA	Active high — Acknowledge from the CPU (20226)	60	T	IRO15	INTERRUP	T REOU	EST 15	
			for a request for the bus from the DMA controller.		-		Active high			
11	I	DMARDY	DMA READY	61	I	IRQ14	INTERRUP	T REQU	EST 14	
			Active high - Signal to indicates that DMA may			NIROII	Active high	T DEOL	COT 11	
12		DMACLK	COMPLETE ILS CUITERL CYCLE.	02	1	MIRQIS	Active low -	– Error i	nterrunt fre	am (80287).
	•	DMACER	System Clock DMACLK	63	I	NCLEAR	SYSTEM C	LEAR		
			6 MHz 3 or 6 MHz				Active low			
			8 MHz 4 or 8 MHz	64	•	VSS	GROUND			
			10 MHz 5 MHz	65	0	DACK2	DMA ACK	NOWLED	GE BII Z	DMA Channel
13	I	NMASTER	BUS MASTER				DACK2	DACK1	DACK0	Acknowledge
			Active low — Signal to indicate that a master on the expension has her control of the bar				0	0	0	0
14	1	KBINT	KEYBOARD INTERRUPT				Ō	Ō	1	1
			Active high				0	1	0	2
15	I	IRQ3	INTERRUPT REQUEST 3				0	1	1	3 Bloogl
16	T	TROA	Active high				1	0	1	megai
10	•	III (Y	Active high				ī	1	ō	6
17	I	IRQ5	INTERRUPT REQUEST 5				1	1	1	7
	_		Active high	66	0	DACK1	DMA ACK	NOWLEE	GE BIT 1	
18	I	IRQ6	INTERRUPT REQUEST 6	67	0	NDACKU		NOWLED	GE BIL 0	LE
10	т	IPO7	ACIIVE high INTERDURT DEGUEST 7	08	U	NDACKEN	Active low -	- Signal	to enable D	ACKO, DACKI.
20	ō	INTR	INTERRUPT REQUEST TO CPU (\$1286)				and DACK2	decodes.		,
	-		Active high	69	0	HRQ	DMA REQU	JEST TO	CUP (8028	6)
21	0	OUT 1	TIMER CHANNEL 1 OUTPUT		~	-	Active high	OF OPC	DATION	
22		VSS	GROUND TIMED CLOCK	70	0	10	Active high	- Signel	to indicate	the DMA con-
43		ICLN	(1.19 MHz clock for timer)				troller has f	nished its	cycle.	
24	0	SPKR	SPEAKER	71	0	AEN	DMA AEN			
25	I	NIRQ8	INTERRUPT REQUEST 8				Active high	- Signal	to indicate	that the current
26		TROA	Active low	-	T	DPO7	CHANNET	7 DMA	REQUEST	
20		IKQ9	Active biok	14		ישאע	Active high	A APINIAL	and mar	

3) FE3010A (B) PERP. CNTRL 390317-02 (-02)

PIN	TYPE	SYMBOL	FUNCTION
73	I	DRQ6	CHANNEL 6 DMA REQUEST
74	I	DRQ5	CHANNEL 5 DMA REQUEST
75	I	DRQ3	CHANNEL 3 REQUEST
76	I	DRQ2	CHANNEL 2 DMA REQUEST
77	I	DRQ1	Active high CHANNEL 1 DMA REQUEST
78	I	DRQ0	CHANNEL O DMA REQUEST
79	0	SYSALE	SYSTEM ALE Active high — Signal to latch the address in the ad-
80	I/O	NIOR	dress latch. I/O READ COMMAND
81	I/O	NIOW	I/O WRITE COMMAND
82	0	NMEMR	MEMORY READ COMMAND
83	0	NMEMW	MEMORY WRITE COMMAND
84		VDD	+5 VOLTS SUPPPLY

4) FE3020 ADDR BUFFER 390319-01



I/O	NABHE	FE3000 BUS BYTE HIGH ENABLE
0	NPROMSET.	upper byte of the data bus. PROM SELECT
	- IN AUGUSTING	Active low - BIOS PROM select
0	MEM245 DIR	MEMORY BUFFER DIRECTION Direction control for the on board memory buffers.
I	LAS0	FE3000 ADDRESS BIT 0
1/0	ADR(0)	FE3000/FE3010 ADDRESS BIT 0
1/0	A2	80286/FE3010 ADDRESS BIT 2
1/0	A3	80286/FE3010 ADDRESS BIT 3
1/0	A4	80286/FE3010 ADDRESS BIT 4
1/0	A5 A6	80286/FE3010 ADDRESS BIT 5 80286/FE3010 ADDRESS BIT 6
1/0	A7	80286/FE3010 ADDRESS BIT 7
1/0	A8	80286/FE3010 ADDRESS BIT 8
1/0	A9 A10	80286/FE3010 ADDRESS BIT 9
1/0	A11	80286/FE3010 ADDRESS BIT 10
1/0	A12	80286/FE3010 ADDRESS BIT 12
1/0	A13	80286/FE3010 ADDRESS BIT 13
1/0	A14	80286/FE3010 ADDRESS BIT 15
1/0	A16	80286/FE3010 ADDRESS BIT 16
1/0	A17	80286/FE3010 ADDRESS BIT 17
1/0	A18 A10	80286/FE3010 ADDRESS BIT 18 80286/FE3010 ADDRESS BIT 10
1/0	A20	80286 ADDRESS BIT 20
1/0	LA20	FE3010 ADDRESS BIT 20
1/0	A20GT	8042 GATE ADDRESS
1	A21	80286/FE3010 ADDRESS BIT 21
i	A22	80286/FE3010 ADDRESS BIT 22
1	A23	80286/FE3010 ADDRESS BIT 23
1/0	ADD0	AT BUS ADDRESS BIT 0
1/0	ADD2	AT BUS ADDRESS BIT 2
1/0	ADD3	AT BUS ADDRESS BIT 3
1/0	ADD4	AT BUS ADDRESS BIT 4
1/0	ADD5	AT BUS ADDRESS BIT 6
1/0	ADD7	AT BUS ADDRESS BIT 7
1/0	ADD8	AT BUS ADDRESS BIT 8
1/0	ADD10	AT BUS ADDRESS BIT 9 AT BUS ADDRESS BIT 10
1/0	ADD11	AT BUS ADDRESS BIT 10
1/0	ADD12	AT BUS ADDRESS BIT 12
1/0	ADD13	AT BUS ADDRESS BIT 13
1/0	ADD14	AT BUS ADDRESS BIT 15
1/0	ADD16	AT BUS ADDRESS BIT 16
1/0	ADD17	AT BUS ADDRESS BIT 17
1/0	ADD18	AT BUS ADDRESS BIT 18 AT BUS ADDRESS BIT 19
10	N/C	na wy naamay ata 1/
	VCC1	5V ± 5%
	VCC2	5V ± 5%
	VCC4	5V ± 5%
	VCC5	5V ± 5%
	VCC6	5V ± 5%
	VCCR	5V ± 5%
	VCC9	5V ± 5%
	GDD1	GROUND
	GDD2 GDD3	GROUND
	GDD3	GROUND
	GDD11	GROUND
	GDD5	GROUND
	GDD6 GDD7	GROUND
	GDD8	GROUND
	GDD9	GROUND
	GDD10	GROUND



5) FE3030 DATA BUFFER 390318-01

	NCASEN	Active low - This signal enables the data bit \$-15
		hus.
1/0	NYIOW	I/O WRITE COMMAND
		Active low - Signal to indicate a I/O write during
		a CPU, DMA, or Master cycle.
1/0	NYIOR	I/O READ COMMAND
		Active low — Signal to indicate a I/O read during a
1/0	NIOW	CPU, DMA, OF MASIER CYCLE.
		Active low — Signal to indicate a I/O write during
		a CPU, DMA, or Master Cycle.
1/0	NIOR	PC BUS I/O WRITE COMMAND
		Active low Signal to indicate a I/O read during a
	NINTOGO	CPU, DMA, or Master Cycle.
1	MRICUS	Active low
0	NRTCRD	REAL TIME CLOCK READ
		Active low
0	NRTCWR	REAL TIME CLOCK WRITE
1/0	-	Active low
1/0	DU	80286 DATA BIT 0
1/0	D1	SU2SO DATA BIT 1
1/0	D3	80286 DATA BIT 3
1/0	D4	80286 DATA BIT 4
1/0	D5	80286 DATA BIT 5
1/0	D6	80286 DATA BIT 6
1/0	D7	80286 DATA BIT 7
1/0	D8	SUZSO DATA BIT S
1/0	D10	20200 DATA DIT 9 20286 DATA BIT 10
1/0	D11	80286 DATA BIT 11
1/0	D12	80286 DATA BIT 12
I/O	D13	80286 DATA BIT 13
I/O	D14	80286 DATA BIT 14
1/0	D15	80286 DATA BIT 15
1/0	DATAU	AT DATA BUS BIT 1
1/0	DATA2	AT DATA BUS BIT 2
1/0	DATA3	AT DATA BUS BIT 3
1/0	DATA4	AT DATA BUS BIT 4
1/0	DATA5	AT DATA BUS BIT 5
1/0	DATA6	AT DATA BUS BIT 6
1/0	DATA:	AT DATA BUS BIT 7
1/0	DATA9	AT DATA BUS BIT 9
1/0	DATA10	AT DATA BUS BIT 10
I/O	DATA11	AT DATA BUS BIT 11
1/0	DATA12	AT DATA BUS BIT 12
1/0	DATA13	AT DATA BUS BIT 13
1/0	DATA15	AT DATA BUS BIT 14
1/0	EDATAO	PERIPHERAL DATA BUS BIT 0
1/0	EDATA1	PERIPHERAL DATA BUS BIT 1
1/0	EDATA2	PERIPHERAL DATA BUS BIT 2
1/0	EDATA3	PERIPHERAL DATA BUS BIT 3
1/0	EDATA4	PERIPHERAL DATA BUS BIT 4
1/0	EDATAS	PERIPHERAL DATA BUS BIT 5
1/0	EDATA7	PERIPHERAL DATA BUS BIT 7
	VCC1	5V ± 5%
	VCC2	5V ± 5%
	VCC3	5V ± 5%
	VCC4	5V ± 5%
	VCC6	5V ± 5%
	VCC7	5V ± 5%
	VCC8	5V ± 5%
	GDD1	GROUND
	GDD2	GROUND
	GDD3 CDD4	CROUND
	GDD4	GROUND
	GDD6	GROUND
	GDD7	GROUND
	GDD8	GROUND
	GDD9	GROUND
	GDD10	GROUND

6) PVGA-1A VIDEO CNTRL 390302-01

ŀ



PIN	PIN	PLCC	PGA	
SYMBOL	TYPE	PINS	PINS	DESCRIPTION
RSET	IN	36	LI	Active high signal from external circuit during power up
MCLK	IN	76	G12	Up to 36 MHz for 120 ns DRAMS
				Up to 44.5 MHz for 100 ns DRAMS
VCLKO	IN	75	H13	25.175 MHz reference clock input
VCLK1	IN/OUT	74	H12	28.322 MHz clock input*
VCLK2	IN/OUT	73	H11	User defined external clock input*
A19	IN	28	G1	Address bus bit 19
A18	IN	27	G3	Address bus bit 18
A17	IN	24	F2	Address bus bit 17
A16	IN	23	F3	Address bus bit 16
A15	IN	22	E1	Address bus bit 15
DA15	IN/OUT	20	D1	Multiplexed data bit 15 with Monitor type input
DA14	IN/OUT	19	D2	Multiplexed data/address bus bit 14
DA13	IN/OUT	18	CI	Multiplexed data/address bus bit 13
DA12	IN/OUT	17	C2	Multiplexed data/address bus bit 12
DA11	IN/OUT	16	B1	Multiplexed data/address bus bit 11
DA10	IN/OUT	14	AI	Multiplexed data/address bus bit 10
DA9	IN/OUT	13	B 3	Multiplexed data/address bus bit 9
DA8	IN/OUT	12	A2	Multiplexed data/address bus bit 8
DA7	IN/OUT	46	M5	Multiplexed data/address bus bit 7
DA6	IN/OUT	45	N4	Multiplexed data/address bus bit 6
DA5	IN/OUT	44	M4	Multiplexed data/address bus bit 5
DA4	IN/OUT	43	N3	Multiplexed data/address bus bit 4
DA3	IN/OUT	42	M3	Multiplexed data/address bus bit 3
DA2	IN/OUT	41	N2	Multiplexed data/address bus bit 2
DA1	IN/OUT	40	M2	Multiplexed data/address bus bit 1
DAO	IN/OUT	39	NI	Multiplexed data/address bus bit 0
EMEM	IN	21	E2	Enable display memory. Active high
EION	IN	33	J2	Programmable enable I/O. Active low or high
BHEN	IN	9	A4	Bus high byte enable. Active low
MRDN	IN	31	H3	Display memory read strobe. Active low
MWRN	IN	32	J1	Display memory write strope. Active low
IORN	IN	29	HI	I/O read stroke. Active low
IOWN	IN	30	H2	I/O write strobe. Active low
MD15	IN/OUT	89	A13	Display memory data bit 15
MD14	IN/OUT	90	B12	Display memory data bit 14
MD13	IN/OUT	91	A12	Display memory data bit 13
MD12	IN/OUT	92	B 11	Display memory data bit 12
MD11	IN/OUT	93	A11	Display memory data bit 11
MD10	IN/OUT	94	B10	Display memory data bit 10
MD9	IN/OUT	95	A10	Display memory data bit 9
MD8	IN/OUT	96	B9	Display memory data bit 8

PIN	PIN	PLCC	PGA	
SYMBOL	TYPE	PINS	PINS	DESCRIPTION
MD7	IN/OUT	97	A9	Display memory data or configuration bit 7 upon power up
MD6	IN/OUT	98	C8	Display memory data or configuration bit 6 upon power up
MD5	IN/OUT	99	B 8	Display memory data or configuration bit 5 upon power up
MD4	IN/OUT	2	C 7	Display memory data or configuration bit 4 upon power up
MD3	IN/OUT	3	A 7	Display memory data or configuration bit 3 upon power up
MD2	IN/OUT	4	A 6	Display memory data or configuration bit 2 upon power up
MD1	IN/OUT	5	B6	Display memory data or configuration bit 1 upon power up
MD0	IN/OUT	6	C6	Display memory data or configuration bit 0 upon power up
RAS10N	OUT	79	F13	Row address strobe bank 0 (Memory Maps 1 & 0). Active low
CAS10N	OUT	80	F12	Column address strobe bank 0. Active low
OE10N	OUT	81	F11	Output enable bank 0. Active low
WEIN	OUT	86	C13	Write enable bank 0 upper byte (Memory map 1). Active low
WEON	OUT	85	D12	Write enable bank 0 lower byte (Memory map 0). Active low
RAS32N	OUT	82	E13	Row address strobe bank 1 (Memory maps 3 and 2). Active low
CAS32N	OUT	83	E12	Column address strobe bank 1. Active low
OE32N	OUT	84	D13	Output enable bank 1. Active low
WE3N	OUT	88	C12	Write enable bank 1 upper byte (Memory map 3). Active low
WE2N	OUT	87	B13	Write enable bank 1 lower byte (Memory map 2). Active low
MAS	OUT	63	M11	Display memory multiplexed RAS/CAS address bit 8
MA7	OUT	65	M12	Display memory multiplexed RAS/CAS address bit 7
MA6	OUT	66	M13	Display memory multiplexed RAS/CAS address bit 6
MA5	OUT	67	L12	Display memory multiplexed RAS/CAS address bit 5
MAZ	OUT	70	K13	Display memory multiplexed RAS/CAS address bit 2
MAI	OUT	71	J12	Display memory multiplexed RAS/CAS address bit 1
MAO	OUT	72	J13	Display memory multiplexed RAS/CAS address bit 0
MA4	OUT	68	L13	Display memory multiplexed RAS/CAS address bit 4
MAS	OUT	09	K1Z	Display memory multiplexed RAS/CAS address bit 3
VID/	OUT	48	1.0	Video color look up lable address bit 7
VIDe	OUT	49	Mo	Video color look up table address bit o
VIDS	OUT	50	NO	Video color look up table address bit 5
VID4	OUT	53	N7	Video color look up table address bit 4
VID3	OUT	54	NS	Video color look up table address bit 3
VIDZ	OUT	23	Ma	Video color look up table address bit 2
VIDA	OUT	50	1.8	Video color look up table address bit 1
PLCK	OUT	5/	NI	Video color look up table address bit 9
PLUR	OUT	39	N10	Pixel clock
DENKI	OUT	60	1912	Color monitor blank puise. Active low
VEVNC	OUT	60	MIU	Color monitor norizontal synchronization pulse. Active high
DBITN	OUT	47	NE	Color monitor vertical synchronization pulse. Active nign
SKOBKN	OUT	10	143 124	Cond relact feedback during memory on 1/O scenes. Active low
WPITN	OUT	58	MO	Write color look up rollet Active low
REDY	OUT	34	K1	A triptete active high made output to signal processor that memory economic
	001	34		is available
IRO	OUT	35	K 2	Programmable processor interrupt request. Active law on high with tristets
DS16N	OUT	2	B5	Programmable enable 16 bit word transfer. Active low of eight with unstate
EBROMN	OUT	7	Å	Englie BIOS ROM Active low
EABUEN	OUT	- ú	A3	Enable processor address huffer Active low
EDBUEN	OUT	38	I.2	Enable processor data huffer Active low
DIR	OUT	37	MI	Directional control for processor data hus. Bits 0 through 15 high for
		•••		read cycles
VDD		25	F1	+5V DC
VDD		52	L7	+5Y DC
VDD	***	78	G13	+SV DC
VDD		100	A8	+5V DC
VSS		1	B 2	GND
VSS		15	G2	GND
VSS		26	M7	GND
VSS	-	51	N13	GND
VSS	-	64	G11	GND
VSS		77	B7	GND

7)	PPC1	PARALLEL	PRINTER	CNTRL	318091-01

		-		
GND —	1	40		D6
D7	2	39		D5
DATO -	3	38		D4
A0 —	4	37	-	D3
GND —	5	36		D2
DAT1 -	6	35		VCC
A1	7	34		D1
DAT2 -	8	33		DO
A2	9	32		RSTN
DAT3 -	10	31		IORN
A3 —	11	30		IOWN
DAT4	12	29	-	SLCN
A4 —	13	28		ININ
DAT5 -	14	27	┣-	AFXN
A5 —	15	26		STBN
GND -	16	25	F	ERRN
DAT6 —	17	24	⊢	SLCT
РАРЕ -	18	23		CEN
DAT7 -	19	22		ACKN
BUSY -	20	21		IRO
				•

~

PIN	CODE	DESCRIPTION
1	GND	Ground
2	D7	Data Bit 7 In
3	DAT0	Data Bit 0 Out
4	A0	Address Line 0
5	GND	Ground
6	DAT1	Data Bit 1 Out
7	A1	Address Line 1
8	DAT2	Data Bit 2 Out
9	A2	Address Line 2
10	DAT3	Data Bit 3 Out
11	A3	Address Line 3
12	DAT4	Data Bit 4 Out
13	A4	Address Line 4
14	DAT5	Data Bit 5 Out
15	A5	Address Line 5
16	GND	Ground
17	DAT6	Data Bit 6 Out
18	PAPE	Paper Out
19	DAT7	Data Bit 7 Out
20	BUSY	Printer busy
21	IRQ	Interrupt #7
22	ACKN	Acknowledge
23	CEN	Chip Select
24	SLCT	Printer Select
25	ERRN	Error
26	STBN	Strobe
27	AFXN	Autofeed
28	ININ	Initial Reset
29	SLCN	Select From Printer
30	IOWN	L/O Write
31	IORN	I/O Read
32	RSTN	Reset
33	DO	Data Bit 0 In
34	D 1	Data Bit 1 In
35	VCC	+5V
36	D2	Data Bit 2 In
37	D3	Data Bit 3 In
38	D4	Data Bit 4 In
39	D5	Data Bit 5 In
40	D6	Data Bit 6 In

8) WD37C65 FDC 390304-03

D/P PIN		SIGNAL		
NUMBER	MNEMONIC	NAME	1/0	FUNCTION
1/1	RD	READ	I	Control signal for transfer of data or status onto the data bus by the WD37C65.
2/2	WR	WRITE	I	Control signal for latching data from the bus into the WD37C65 Buffer Register.
3/3	CS	CHIP SELECT	E	Selected when 0 (low) allowing RD or WR operation from the Host.
4/4	AO	ADDRESS LINE	E	Address line selecting data (-1) or status (-0) information. (A0 - logic 0 during WR is illegal).
5/5	DACK	DMA	I	Used by the DMA controller to transfer data from the WD37C65 onto the bus. Logical equivalent to CS and A0-1. In
		ACKNOWLEDGE		Special or PC/AT Mode, this signal is qualified by DMAEN from the Operations Register.
6/6	тс	TERMINAL COUNT	T	This signal indicates to WD37C65 that data transfer is complete. If DMA operational mode is selected for command execu- tion, TC will be qualified by DACK, but not in the programmed I/O execution. In PC/AT or Special Mode, qualification by DACK requires the Operations Register signal DMAEN to be logically true. Note also that in PC/AT Mode, TC will be quali- fied by DACK, whether in DMA or non-DMA Host operation. Programmed I/O in PC/AT Mode will cause an abnormal ter-
7.14	DBO them	DATA BUC A dame		mination error at the completion of a command.
7-14		DATA DUS V INFU	1/0	8-Bit, Di-directional, tri-state, data dus. Do is the least significant dit (LSB). D/ is the most significant dit (MSB).
15/16	DD/ DMA	DAIA DUS / DIDECT MEMODY	0	DMA mount for but townform of data. In Special on DC/AT mode, this win is to stated, another by the DMAEN sized formation
13/13	D MA	ACCESS	U	the Operation Register. This pin is driven in the Base Mode.
16/16	IRQ	INTERRUPT	0	Interrupt request indicating the completion of command execution or data transfer requests (in non-DMA mode). Normally driven in base mode. In Special or PC/AT Mode, this pin is tri-stated, enabled by the DMAEN signal from the Operations Register.
17				Not connected in the 44 Pin PLCC.
17/18	LDOR	LOAD OPERATIONS REGISTER	I	Address decode which enables the loading of the Operations Register. Internally gated with WR creates the strobe which latches the data bus into the Operations Register.
18/19	LDCR	LOAD CONTROL	I	Address decode which enables loading of the Control Register. Internally gated with WR creates the strobe which latches the
10/20	DOT	REGISTER		two LSBs from the data bus into the Control Register.
19/20	RSI	KESE I	1	Resels controller, placing microsequencer in late. Resels device outputs. Futs device in base mode, not PC/A1 or Special
20/21	RDD	READ DISK	I	Mode. This is the raw serial bit stream from the disk drive. Each falling edge of the pulses represents a flux transition of the encoded
21/	CLK2	CLOCK2	I	TTL level clock input used for non-standard data rates; in 9.6MHz for 300 Kb/s, and can only be selected from the Control Resister
/22	XT2	XTAL2	0	WTAL assillator drive output for 44 Pin PLCC (See Figure 6). Should be left floating if TTL inputs used at nig 23.
/23	XT2	XTAL2	ĭ	XTAL oscillator input used for non-standard data rates. It may be driven with TTL level signal.
22/24	DRV	DRIVE TYPE	i	Drive type input indicates to the device that a two-speed spindle motor is used if logic is 0. In that case, the second clock input will never be calculated and must be grounded.
23/	CLK1	CLOCK1	I	TTL level of settered and must be government all internal timings for standard data rates. Frequency must be 16MHz \pm 0.1%, and may add the set of the s
/25	XTI	XTALL	0	TAL sociality of drive output for 44 Pin PLCC (See Figure 6). Should be left floating if TTL inputs used at pin 26.
/26	XT1	XTALI	ĭ	XTAL oscillator input requiring 16MHz crystal. This oscillator is used for all standard data rates, and may be driven with a TTL level signal
24/27	PCVAL	PRECOMPEN- SATION VALUE	I	PRECOMPENSATION VALUE select input. This pin determines the amount of write precompensation used on the inner tracks of the diskette. Logic 1 - 125ns, Logic 0 - 187 ns.

D/P PIN		SIGNAL		
NUMBER	MNEMONIC	NAME	I/O	FUNCTION
25/28	HS	HEAD SELECT	0	High current driver (HCD) output selects the head (side) of the floppy disk that is being read or written. Logic 1 - side 0. Logic 0 - side 1.
26/29	WE	WRITE ENABLE	0	This HCD output becomes true, active low, just prior to writing on the diskette. This allows current to flow through the write head.
27/30	WD	WRITE DATA	0	This HCD output is WRITE DATA. Each failing edge of the encoded data pulse stream causes a flux transition on the media.
28/31	DIRC	DIRECTION	0	This HCD output determines the direction of the head stepper motor. Logic 1 - outward motion. Logic 0 - inward motion.
29/32	STEP	STEP PULSE	0	This HCD output issues an active low pulse for each track to track movement of the head.
30/33	DSI	DRIVE SELECT 1	0	This HCD output, when active low is DRIVE SELECT 1 in PC/AT Mode, enabling the interface in this disk drive. This signal comes from the Operations Register. In Base, or Special Mode, this output is #1 of the four decoded Unit Selects, as specified in the device command syntax.
31/34	VSS	GROUND		Ground.
32/35	DS2	DRIVE SELECT 2	0	This HCD output when active low is DRIVE SELECT 2, in PC/AT Mode, enabling the interface in this disk drive. This signal comes from the Operations Register. in Base or the Special Mode, this output is #2 of the four decoded Unit Selects as specified in the device command syntax.
33/36	MO1, DS3	MOTOR ON 1, DRIVE SELECT 3	0	This HCD output when active low is MOTOR ON enable for disk drive #1, in PC/AT Mode. This signal comes from the Operations Register. In the Base or Special Mode, this output is #3 of the four decoded Unit Selects as specified in the device command syntax.
34/37	MO2, DS4	MOTOR ON 2, DRIVE SELECT 4	0	This HCD output when active low & MOTOR ON enable for disk drive #2, in PC/AT mode. This signal comes from the Oper- ations Register. In the Base or Special Mode, this output is #4 of the four decoded Unit Selects as specified in the device command syntax.
35/38	HDL	HEAD LOADED	0	This HDC output when active low causes the head to be loaded against the media in the selected drive.
36/39	RWC, RPM	REDUCED WRITE CURRENT REVOLUTIONS PER MINUTE	0	This HCD output when active low causes a REDUCED WRITE CURRENT when bit density is increased toward the inner tracks, becoming active when tracks greater than 28 are accessed. This condition is valid for Base or Special Mode, and is indicative of when write precompensation is necessary. In the PC/AT mode, (on two-speed disk drives) this signal will be active when 250 MFM or 125 FM data rate is selected.
40		13/13 17 10		Not connected in the 44 Pin PLCC.
37/41	WP	PROTECTED	1	PROTECTED.
38/42	TROO	TRACK 00	I	This ST input senses status from disk drive indicating active low, when the head is positioned over the outermost track, TRACK 00.
39/43	IDX	INDEX	I	This ST input senses status from the disk drive indicating active low, when the head is positioned over the beginning of a track marked by an index hole.
40/44	VCC	+5VDC		Input power supply.

9) 8250 SERIAL INTERFACE 380205-01

-

_

D0 —	1	40	-vcc
D1	2	39	RI
D2 —	3	38	RSLD
D3	4	37	DSR
D4 —	5	36	- CTS
D5	6	35	- MR
D6 —	7	34	- OUTI
B7	8	33	DTR
RCLK -	9	32	RTS
SIN —	10	31	- OUT2
SOUT -	11	30	- INTRPT
CS0	12	29	- NC
CS1 -	13	28	- A0
<u>CS2</u> —	14	27	- A1
BAUDOUT —	15	26	- A2
XTAL1 -	16	25	ADS
XTAL2 —	17	24	- CSOUT
DOSTR -	18	23	- DDIS
DOSTR -	19	22	- DISTR
vss —	20	21	- DISTR

PIN			
NUMBER	PIN NAME	SYMBOL	FUNCTION
1-8	DATA BUS	D0-D7	3-state input/output lines. Bi-directional communication lines between WD8250 and Data Bus. All assembled data TX and RX, control words, and status information are transferred via the D0-D7 data bus,
9	RECEIVE CLK	RCLK	This input is the 16X baud rate clock for the receiver section of the chip (may be tied to BAUDOUT pin 15).
10	SERIAL INPUT	SIN	Received Serial Data In from the communications link (Peripheral device, modem or data set).
11	SERIAL OUTPUT	SOUT	Transmitted Serial Data Out to the communication link. The SOUT signal is set to a (logic 1) marking condition upon a MASTER RESET.
12	CHIP SELECT	CS0	When CS0 and CS1 are high, and CS2 is low, chip is selected. Selection is complete when the address strobe ADS latches
13	CHIP SELECT	CS1	the chip select signals.
14	CHIP SELECT	CS2	
15	BAUDOUT	BAUDOUT	16X clock signal for the transmitter section of the WD8250. The clock rate is equal to the oscillator frequency divided by the divisor loaded into the divisor latches. The BAUDOUT signal may be used to clock the receiver by tying to (pin 9) RCLK.
16	EXTERNAL CLOCK IN	XTAL 1	These pins connect the crystal or signal clock to the WD8250 baud rate divisor circuit. See Fig. 3 and Fig. 4 for circuit
17	EXTERNAL CLOCK OUT	XTAL 2	connection diagrams.
18	DATA OUT STROBE	DOSTR	When the chip has been selected, a low DOSTR or high DOSTR will latch data into the selected WD8250 register (a CPU
19	DATA OUT STROBE	DOSTR	write). Only one of these lines need be used. Tie unused line to its inactive state. DOSTR - high or DOSTR - low.
20	GROUND	VSS	System signal ground.
21	DATA IN STROBE	DISTR	When chip has been selected, a low DISTR or high DISTR will allow a read of the selected WD8250 register (a CPU read).
22	DATA IN STROBE	DISTR	Only one of these lines need be used. The unused line to its inactive state. DISTR - high cr DISTR - low.
23	DRIVER DISABLE	DDIS	Output goes low whenever data is being read from the WD8250. Can be used to reverse data direction of external transceiver.
24	CHIP SELECT OUT	CSOUT	Output goes high when chip is selected. No data transfer can be initiated until CSOUT is high.
25	ADDRESS STROBE	ADS	When low, provides latching for Register Select (A0, A1, A2,) and Chip Select (CS0, CS1, CS2) NOTE: The rising edge (1) of the ADS signal is required when the Register Select (A0, A1, A2) and the Chip Select (CS0, CS1, CS2) signals are not stable for the duration of a read or write operation. If not required, the ADS input can be tied permanently low.
26	REGISTER SELECT A2	A2	These three inputs are used to select a WD8250 internal register during a data read or write. See Table below.
27	REGISTER SELECT A1	A1	
28	REGISTER SELECT A0	AO	
29	NO CONNECT	NC	No Connect
30	INTERRUPT	INTRPT	Output goes high whenever an enabled interrupt is pending.
31	OUTPUT 2	OUT2	User-designated output that can be programmed by Bit 3 of the modem control register = 1, causes OUI2 to go low.
32	REQUEST TO SEND	RTS	Output when low informs the modem or data set that the wD8250 is ready to transmit data, see Modem Control Register.
33	READY	DTR	Output when low informs the modem or data set that the wDa250 is ready to communicate.
34	OUTPUT 1	OUTI	User designated output can be programmed by Bit 2 of Modem Control Register = 1 causes OUT1 to go low.
35	MASTER RESET	MR	When high clears the registers to states as indicated in Table 1.
36	CLEAR TO SEND	CTS	Input from DCE indicating remote device is ready to transmit. See Modem Control Register.
37	DATA SET READY	DSR	Input from DCE used to indicate the status of the local data set. See Modem Control Register.
38	RECEIVED LINE	RSLD	
	SIGNAL DETECT	-	Input from DCE indicating that it is receiving a signal which meets its signal quarty conductors. See Modern Control Register,
39	KING INDICATOR	KI	Input, when low, indicates that a ringing signal is being received by the modem or data set. See Modem Control Register.
40	+3¥	VCC	+5 Valt Supply.



10) 5720 MOUSE CONTROL 318087-01

PIN	SIGNAL NAME	PAD TYPE
1	VDD	
2	NBDACK0	INP
3	BA3	INP
4	BA2	INP
5	BA1	INP
6	BAO	INP
7	PSCLK	INP
8	NRESET	INP Schmitt trigger
9	RS0	INP
10	PNWAIT	INP with pullup
11	RS1	INP
12	IOCHRDY	OUT open drain
13	RS2	INP
14	BD0	I/O with pullup
15	BD1	I/O with pullup
16	BD2	I/O with pullup
17	BD3	I/O with pullup
18	VSS	
19	VSS	
20	BD4	I/O with pullup
21	BD5	I/O with pullup
22	BD6	I/O with pullap
23	BD7	I/O with pullup
24	PNBDACK2	INP
25	NIDIR	OUT
26	NOVID	OUT open drain with pullup
27	NBR	INP Schmitt trigger with pullup
28	PNMONO	INP with pullup
29	NBM	INP Schmitt trigger with pullup
30	NBL	INP Schmitt trigger with pullup
31	HQ	INP Schmitt trigger with pullup
31	HP	INP Schmitt trigger with pullup
33	VQ	INP Schmitt trigger with pullup
34	VP	INP Schmitt trigger with pullup

35	VDD	
36	M16	INP Schmitt trigger
37	IRQ2	OUT tristate
38	IRQ3	OUT tristate
39	IRQ4	OUT tristate
40	IRQ6	OUT tristate
41	PIRQ6IN	INP
42	DRQ2	OUT tristate
43	PDRQ2IN	INP
- 44	DVRSEL2	OUT
45	DRVSEL1	OUT
46	FDCRESET	OUT
47	NCSRTC	OUT
48	NCSHDC	OUT
49	NCSFDCXTR	OUT
50	PNCSLDOR	OUT
51	PNCSFDC	OUT
52	VSS	
53	PTEST	INP
54	PNCSCOM	OUT
55	PNCSLPT	OUT
56	NIOWDLY	OUT
57	NIORDLY	OUT
58	NCOMOUT	INP Schmitt trigger
59	PCOMINT	INP Schmitt trigger
60	PNBIOWC	INP
61	BAEN	INP
62	PNBIORC	INP
63	BA9	INP
64	BA8	INP
65	BA7	INP
66	BA6	INP
67	BA5	INP
68	BA4	INP

Schematic #313056, Rev. C

Sheet 1 of 12







Schematic #313056, Rev. C Sheet 4A of 12



Schematic #313056, Rev. C Sheet 4B of 12



C8413 C8414

Schematic #313056, Rev. C Sheet 5 of 12







Schematic #313056, Rev. C Sheet 8A of 12



PC40-III SERVICE MANUAL

Schematic #313056, Rev. C Sheet 8B of 12





Schematic #313056, Rev. C Sheet 10 of 12



Schematic #313056, Rev. C Sheet 11 of 12







APPENDIX A

POWER SUPPLY SECTION

- PC40-111 POWER SUPPLY SCHEMATIC (VDE, BS1, SEV, 5AA)
- PC40-111 POWER SUPPLY SCHEMATIC (CSA, UL)

INFORMATION IN THIS SECTION IS FOR REFERENCE ONLY. COMMODORE WILL NOT SUPPLY COMPONENT PARTS FOR OEM ASSEMBLIES.

Input Requirements	VDE, BS1	CSA, UL
AC INPUT Parameter	390269-01	390269-02
Voltage Voltage Range Frequency (Hz) Surge Protection (maximum)	230 VAC 180 - 270 VAC 50 Hz 3 KV, 25 A for 30 usec	110 VAC 90 - 135 VAC 50 - 60 Hz 3 KV, 25 A for 30 usec
Inrush Current (maximum)		40 A for 30 usec

PC40-111 POWER SUPPLY 390269



BACK VIEW



NOTE: FOR REFERENCE ONLY, -COLOR CODES AND SPECIFICATIONS MAY CHANGE.

Connector CN1 : CPU

٠

PIN	SIGNAL	AWG	COLOR	LENGTH (mm)
1	PWR GOOD	18	BRN	$150.0 \pm 10\%$
2	- 12V	18	RED	$150.0 \pm 10\%$
3	+ 12V	18	ORG	$150.0 \pm 10\%$
4	GND	16	BLU	$150.0 \pm 10\%$
5	GND	16	BLU	$150.0 \pm 10\%$
6	+ 5V	14	YEL	150.0 ±10%

Connector CN1 (Recommended)

Vendor	Housing	Pin	Remarks
AMP	350715-1	350552-1	MATE-n-LOK
BURNDY	UPH 600	UHM2200	_

Connector CN2 : HD 1

PIN	SIGNAL	AWG	COLOR	LENGTH (mm)
1	+ 12V	18	ORG	330.0 ±20%
2	GND	18	BLU	$330.0 \pm 20\%$
3	GND	18	BLU	$330.0 \pm 20\%$
4	+ 5V	18	YEL	$330.0 \pm 20\%$

Connector CN2 (Recommended)

Vendor	Housing	Pin	Remarks
AMP	1-480424-0	611117-1	MATE-n-LOK
J.S. TERM	LCP-04	SLC21T2.0	_

NOTE: FOR REFERENCE ONLY, - COLOR CODES AND SPECIFICATIONS MAY CHANGE.

Connector CN3 : FDD 1

.

PIN	SIGNAL	AWG	COLOR	LENGTH (mm)
1	+ 12V	18	ORG	330.0 ±20%
2	GND	18	BLU	$330.0 \pm 20\%$
3	GND	18	BLU	$330.0 \pm 20\%$
4	+ 5V	18	YEL	$330.0 \pm 20\%$

Connector CN3 (Recommended)

Vendor	Housing	Pin	Remarks
AMP	1-480424-0	611117-1	MATE-n-LOK
J.S. TERM	LCP-04	SLC21T2.0	_

Connector CN4 = FDD 2

PIN	SIGNAL	AWG	COLOR	LENGTH (mm)
1	+ 12V	18	ORG	150.0 ±10%
2	GND	18	BLU	$150.0 \pm 10\%$
3	GND	18	BLU	$150.0 \pm 10\%$
4	+ 5V	18	YEL	$150.0 \pm 10\%$

NOTE: Cable CN4 shall be daisy-chained from connector CN3.

Connector CN4 (Recommended)

Vendor	Housing	Pin	Remarks
AMP	1-480424-0	611117-1	MATE-n-LOK
J.S. TERM	LCP-04	SLC21T2.0	_



FOR REFERENCE ONLY

PC40-III POWER SUPPLY (VDE, BS1, SEV, SAA) PN #390269-01

PC40-III SERVICE MANUAL

A-4



FOR REFERENCE ONLY

PC40-III SERVICE MANUAL

A-5

PC40-III POWER SUPPLY (CSA, UL)

PN#390269-02

APPENDIX B

DISK DRIVE SECTION

• PC40-III 40MB HARD DRIVE

PC40-III Hard Drive PN #313065-01
Vendor : Quantum
Model : Prodrive 40AT
Reprinted with Permission of Quantum Corp. All rights reserved.

• PC40-III FLOPPY DISK DRIVE

PC40-III Floppy Disk Drive PN #380825-02
Vendor : Chinon
Model : FZ506
Reprinted with Permission of Chinon America Inc. All rights reserved.

• 910, 920 ADD ON NOTES

INFORMATION IN THIS SECTION IS FOR REFERENCE ONLY. COMMODORE WILL NOT SUPPLY COMPONENT PARTS FOR OEM ASSEMBLIES.

The information included in this section is for reference only. Vendors are subject to change without notice. Commodore service will provide alignment procedures and test diagnostics to authorized service centers for field repairs. The drive exchange program will be in effect and Commodore service will not provide discrete components for field replacement.
PC40-III HARD DRIVE 313065-01

GENERAL DESCRIPTION

The Quantum **ProDrive Series^M** is a family of ten $3\frac{1}{2}$ -inch form factor hard disk drives using non-removable rigid disk platters as storage media. These drives feature formatted capacities ranging from 42 to 168 megabytes and a variety of interfaces. This manual covers the **ProDrive^M** 40AT and **ProDrive** 80AT, which feature an IBM PC-AT[®] embedded controller and are available with or without an adapter board. With the adapter board, the **ProDrive** 40AT/80AT can plug directly into a 16-bit expansion slot in an IBM PC AT or compatible personal computer. Without the adapter board, the **ProDrive** 40AT/80AT is compatible with other AT-Bus architectures and can be plugged into an embedded AT adapter or into an existing adapter board in a PC AT compatible.

The **ProDrive** 40AT features 42 megabytes of formatted capacity on two disks with three movable heads; the **ProDrive** 80AT provides 84 megabytes of formatted capacity on three disks with six movable heads. Media defects and error recovery are efficiently managed within these products and can be fully transparent to the user. The **ProDrive Series** drives feature an innovative design using an integrated controller, minimum number of parts, and close control of product quality during manufacture, resulting in low cost, highly reliable products.

NOTE: Throughout this manual, **ProDrive** 40AT/80AT or **ProDrive** will refer to either the **ProDrive** 40AT or the **ProDrive** 80AT. **ProDrive** 40AT and **ProDrive** 80AT will be used to refer specifically to the 42 and 84 megabyte versions, respectively.

SPECIFICATIONS

Key features of the ProDrive 40AT/80AT include:

- Formatted storage capacity of 42 or 84 megabytes
- Industry standard 3½-inch form factor
- 19 millisecond average access time
- Data transfer rate up to 4.0 megabytes/second using programmed I/O
- 64K-byte look-ahead DisCache®
- 48-bit computer generated Error Correcting Code (ECC) with 11-bit burst correction capability
- Automatic retry for read disk errors
- Transparent defect mapping
- High-performance in-line defective sector skipping and reassignment of new defective sectors without need to reformat
- Patented AIRLOCK[®] automatic shipping lock and dedicated landing zone
- Read/Write with 1:1 interleave operation
- Emulation of IBM PC AT task file register and all AT fixed disk commands
- Ability to daisy-chain two drives on the interface

PHYSICAL SPECIFICATIONS

Environmental Limits

Ambient Temperature —	Non-Operating:	-40°F to 140°F (-40°C to 65°C) 42°F/hr (20°C/hr) gradient
	Operating:	39°F to 122°F (4°C to 50°C) 23°F/hr (10°C/hr) gradient
Ambient Relative Humidity —	Non-Operating:	5% to 95% without condensation Maximum wet bulb = $115^{\circ}F$ (46°C)
	Operating:	8% to 85% without condensation Maximum wet bulb = 79°F (26°C)
Altitude (relative to sea level) —	Non-Operating: Operating:	-200 (-60M) to 40,000 ft. (12 km) -200 (-60M) to 10,000 ft. (3 km)

©Copyright 1988, Quantum Corporation. All rights reserved. ProDrive[™] and ProDrive Series[™] are trademarks of Quantum Corporation AIRLOCK[®] and DisCache[®] are registered trademarks of Quantum Corporation Printed in U.S.A.

Mechanical Dimensions (Exclusive of Faceplate)

Height = 1.625 in. (41.3 mm) Width = 4.0 in. (101.6 mm) Depth = 5.75 in. (144.9 mm) Weight = 1.9 lb. (0.88 kg)

Heat Dissipation

Average Power Consumption (idle):8Typical Power Consumption (30% Seeking):9

8 Watts (27.3 BTU/Hr) 9Watts (30.7 BTU/Hr)

Shock and Vibration

The table below lists specified levels for shock and vibration applied to any of the three mutually perpendicular axes (the principal drive base axes). The term "operating" implies that the drive will be fully functional while being subjected to the shock or vibration level listed during operation. "Non-operating" implies that there will be no change in performance once the drive is powered up after being subjected to the listed shock or vibration in the powered-down (non-operating) condition.

Vibrat	tion and Shock Specification	
	Operating	Non-Operating
VIBRATION:		
5-500 Hz Sine Wave (Peak to Peak)	0.50 G	2.00 G
1 Oct/Min Sine Sweep		
SHOCK:	10 G (1 soft error/shock)	
1/2 Sine Wave of		60 G
11 msec Duration (10 hits maximum)	(6 G No soft errors)	

In addition, the **ProDrive** as packaged in the shipping container will withstand drops onto a concrete surface from 48 inches on all surfaces, six edges and three corners. It will withstand vibration applied to the container of 0.5 G, 5-100 Hz (0 to Peak) and 1.5 G, 100-500 Hz (0 to Peak).

PERFORMANCE SPECIFICATIONS

Capacity

	ProDrive 40AT	ProDrive 80AT
Formatted capacity (MB)	42*	84*
Number of 512 byte sectors	82,029	164,058

*40, and 80 megabytes, respectively when a megabyte is defined as 2^{20} bytes

Data Transfer Rates	Buffer to AT-Bus	- Up to 4.0 Mbytes/second using programmed I/O
	Disk to Buffer	- Up to 1.25 Mbytes/second in bursts

Seek Times/Miscellaneous Times

	TYPICAL N		MAXIMUM	
DESCRIPTION	NOMINAL CONDITION	NOMINAL CONDITION	WORST CASE CONDITION	
Single Track Seek (msec)	6	7	7	
Average Seek (msec)	19	21	23	
⅓ Stroke Seek (msec)	20	23	25	
Full Stoke Seek (msec)	35	40	45	
Average Rotational Latency (msec)	8.2	8.2	8.2	
Sequential Head Switch (msec)	3.0	3.0	3.0	
Power-Up Time (sec)	13	15	18	

NOTES: Quoted seek times include head settling time but do not include command overhead or latency time. Seek time is the time required for the actuator to seek and settle on track.

Seek times are measured by averaging 1000 seeks of the indicated length. Average seek time is the average of 1000 random seeks. In the rare occurrence of a seek error, any individual seek may take up to 5 seconds for recovery.

Sequential head switch time is the time required for the head to move from the end of the last sector on a track to the beginning of the next sequential sector, located on the next track, same cylinder. This time is fixed by the track skewing feature of the drive. (See Appendix B.)

Power-up time is the time from the supply voltages reach operating range to the time the drive is able to accept all commands.

Nominal conditions are defined as 25°C ambient temperature, nominal supply voltages, and no applied shock or vibration. Worst case conditions are defined as worst case extremes of temperature and supply voltages.

Media Quality

The **ProDrive** features defect management, which eliminates the need to manually indentify defects. Defect management is completely transparent to the user. See Appendix C for a detailed description of the **ProDrive's** defect handling procedure and ECC capability.

Error Rates

Random Data Errors (2):	1 error per 10 ¹⁰ bits read (maximum)
Defect Data Errors (3):	1 error per 10 ¹² bits read (maximum)
Unrecoverable Data Errors (4):	1 error per 10 ¹⁴ bits read (maximum)
Seek Errors (5):	1 error per 10 ⁶ seeks (maximum)

Error rates are defined as follows:

- 1) A data error is one (1) sector read incorrectly. Data error rates are defined as average rates measured over at least 1000 different sectors under any of the specified conditions except applied shock or vibration.
- 2) Random errors are those which do not exhibit a repeating error pattern, i.e, the error does not occur twice in a row within a specified number of retry reads; the default is eight. (Retries are terminated once data is read correctly.) The sectors will not be automatically reallocated since the errors are probably not due to media defects.
- 3) Defect errors are those which exhibit a repeating error pattern, i.e., the error occurs twice in a row within eight retry reads, and cannot be read without error up to that point. Such errors are likely due to media defects.
- 4) Unrecoverable errors are those whose final retry error pattern is uncorrectable using ECC: retry reads are terminated by either a repeating error pattern, or eight attempts without reading correctly.
- 5) A seek error is any seek in which the drive does not locate the desired cylinder, or any seek in which the drive must go through a full recalibration routine to locate the desired cylinder. A full recalibration takes approximately five seconds.

PHYSICAL FORMAT

	ProDrive 40AT	ProDrive 80AT
Nom Rotational Speed (RPM)	3,662 ±0.3%	3,662±0.3%
Max Recording Density (bpi)	22,055	22,055
Max Flux Density (fci)	14,700	14,700
Track Density (tpi)	1,000	1,000
Data Cylinders	834	834
Data Tracks	2,502	5,004
R/W Heads	3	6
Disks	2	3
Encoding Scheme	RLL 2,7	RLL 2,7

FUNCTIONAL SPECIFICATIONS

LOGICAL FORMAT

The logical layout is how the drive appears to an AT-Bus system.

	ProDrive 40AT	ProDrive 80AT
Data Cylinders	965	965
Sectors/Track	17	17
R/W Heads	5	10

RELIABILITY SPECIFICATIONS

MTBF (Mean Time Between Failure): PM (Preventative Maintenance): MTTR (Mean Time To Repair): Start/Stop: 50,000 POH (Power On Hours) typical usage Not required 30 minutes 10,000 cycles

ACOUSTICS

Idle Mode: 45 dBa maximum at 1 foot in any direction



ProDrive Mechanical Dimensions

MOUNTING/DIMENSIONS (DIMENSIONS EXCLUSIVE OF FACEPLATE)

The drive may be mounted in any orientation.

Clearance from the drive to any other surface (except shock mount brackets or faceplate) should be 0.10 inch minimum.

HEIGHT	1.625 in.	41.3 mm
WIDTH	4.0 in.	101.6 mm
DEPTH	5.75 in.	146.1 mm
WEIGHT	1.9 lb.	0.88 kg



DIMENSIONS ARE IN MILLIMETERS; SCREW SIZE IS 6-32

PC40-III HARD DRIVE

POWER REQUIREMENTS

No damage or loss of data occurs if power is applied or removed in any order or manner, except that data may be lost in the sector being written to at the time of the power loss. This includes opening up or shorting out either voltage or return line, and transient voltages +10% to -100% from nominal, while powering up or down.

VOLTAGE	+ 12V	+ 5V
NOMINAL	+ 12V	+ 5V
TOLERANCE	±10%	±5%
CURRENT		
TYPICAL (IDLE)	0.5A	0.5A
TYPICAL (SEEKING)	0.8A	0.6A
MAXIMUM (POWER-UP)	1.6A	0.65A
RIPPLE AND NOISE (MAXIMUM)	100mVp-p	50mVp-p
AVERAGE POWER CONSUMPTION	8W	
TYPICAL POWER CONSUMPTION (30% SEEK)	9W	
MAXIMUM POWER	11W	

POWER RESET LIMITS

When powering up, the drive remains reset (inactive) until both supplies reach the upper threshold value. When powering down, the drive becomes reset when either supply voltage drops below the lower threshold value. Hysteresis is 50m V minimum.

5V	4.50V	TO	4.20V
12V	10.4V	то	9.70V

PC40-III Power Connector - HD

PIN	Signal
1	+12 Volts
2	Ground
3	Ground
4	+ 5 Volts

DC POWER CONNECTOR

The DC power connector (J1) is a 4-pin DuPont Connector (SK 20055-000) mounted on the back edge of the Printed Circuit. Board (PCB) near the AT-Bus connector. See Figure 1. The recommended mating connector (P2) (AMP P/N 1-480424-0) utilizes AMP pins [P/N 350078-4 (strip) or P/N 61173-4 (loose piece)]. J1 pins are labeled on the connector.

Pin 1 + 12 volts DC

Pin 2 + 12 volt return (ground)

Pin 3 + 5 volt return (ground)

Pin 4 +5 volts DC

NOTE: Pins 2 and 3 are connected on the drive.

FIGURE 1 - DC POWER CONNECTOR (J1)

AT-BUS INTERFACE CONNECTOR

One AT-Bus interface cable connector (J2) is required for the **ProDrive**. Details of the signals required can be found in AT-Bus Interface and Commands.

Connection to J2 is through a 40-pin Universal Header connector. A connector sketch is shown in Figure 2. A key slot is provided to prevent incorrect installation of the mating connector. The recommended mating connector for J2 is xxxxx. **NOTE:** Unkeyed mating connectors should not be used due to the possibility of plugging the connector in backwards.





JUMPER OPTIONS

Configuration of a **ProDrive** 40AT/80AT disk drive varies depending on the system in which it is to be installed. This section describes the user-selectable hardware options available on the disk drive PCB. These jumpers should be set prior to installation. Figure 3 identifies the location of the shorting plugs and terminators on the drive PCB.

NOTE: Additional jumper options are provided on the adapter board for systems in which the adapter board is used with the drive.



FIGURE 3 — Shorting Plug Locations on the Drive PCB

SELF SEEK TEST OPTION

The self seek test continuously exercises the actuator of the drive. When shorting plug option SS is installed, the drive will perform random seek patterns, verifying track IDs after every seek. The pattern will repeat as long as power is applied to the drive, until the shorting plug is removed, or until an error has occurred.

The ProDrive is sent from the factory with shorting plug SS not installed (Self Seek Test disabled).

DRIVE SELECT

Two drives can be daisy-chained on the AT-Bus interface. When two drives are attached, one must be configured as the primary drive, and the other as the secondary drive, using the Drive Select (DS) jumper. With the DS shorting plug installed, the drive is configured as the primary drive (Drive 0); with no shorting plug on jumper DS, the drive is configured as the secondary drive (Drive 1).

The **ProDrive** is sent from the factory with the DS shorting plug installed (Drive 0)

RESERVED JUMPER

The third jumper is reserved for future use.

FACEPLATE LED OPERATION

The green LED located on the faceplate illuminates when the drive is executing a command. It lights at the beginning of a command and does not go off until the command is completed or aborted.

ADAPTER BOARD

This section is relevant only for systems which implement the **ProDrive** AT-Bus drive with the adapter board.

ADAPTER BOARD JUMPER OPTIONS

Five jumpers labeled J2 through J6 are provided on the adapter board; the functions of these jumpers are described below. See Figure for the locations of the jumpers on the PCB.

- J2 Allows the drives interrupt logic to control IRQ14. This jumper is provided for compatibility with systems whose BIOS does not read the STATUS register when the drive issues an interrupt.
 - for systems that do not read the STATUS register, jumper from the center pin of J2 to E4;
 - for systems that do read the STATUS register, jumper from the center pin of J2 to E3.
- J3 Always open. Option for grounding pin #34 of the drive interface.
- J4 Forwards IO CH RDY to the drive for use with systems running Chips & Technologies chip set.
- J5 Secondary board enable.
- J6 For manufacturers use only; do not install a jumper.

INTRODUCTION

The **ProDrive** 40AT/80AT uses the standardized IBM PC AT Bus interface and is available with or without an Adapter Board. With the Adapter Board, the ProDrive can plug directly into a 16-bit expansion slot on an AT compatible computer. Without the Adapter Board, the drive is compatible with other AT-Bus architectures and can be plugged into an embedded AT Adapter or existing Adapter Board.

ADAPTER BOARD

The Adapter Board is an IBM PC AT I/O bus-compatible interface. The I/O extended bus connector is required for data bus D8-D15, IRQ14 and IO CS16. The Adapter Board buffers data and control signals between the drive and the host system, and performs address decoding of the Host Address Bus. The Task File Registers, which accept commands from the host system BIOS, are located on the drive itself.

NOTE: Some host systems will not read the STATUS register after the drive issues an interrupt. In such cases, the interrupt will not be acknowledged. A jumper option is provided on the Adapter Board to overcome this problem. This jumper allows interrupts to be controlled by the drive's interrupt logic. See jumper option J2.

AT-BUS INTERFACE CHARACTERISTICS

The AT-Bus interface supports one or two hard disk drives per adapter board, and will accomodate two adapter boards for a total of four drives. Regardless of the number of drives, there is a master/slave relationship between the host and the drive. The drive always maintains control of the bus; there is no arbitration.

ELECTRICAL CHARACTERISTICS

All signals are TTL compatible with a logic one being greater than 2.0 volts but less that 5.25 volts, and a logic zero being greater than 0.0 volts but less than 0.7 volts.

AT-BUS INTERFACE SIGNALS

The AT-Bus interface connector is a 40-pin shrouded connector with two rows of 20 male pins on 100 mil centers. The connecting cable is a 40-conductor flat ribbon with a maximum length of 18 inches. Table 1 describes each signal on the AT-Bus interface. Refer to Table 1 for the AT-Bus interface pinouts and their relationship with the AT system bus.

NOTE: The direction Table 1 is in reference to the drive, i.e., IN means to the drive. PINS are in reference to the 40-pin AT-Bus connector.

SIGNAL NAME	DIR	PIN	DESCRIPTION
-HOST RESET	IN	1	Reset signal from the host system; active low during system power-up.
GROUND		2	Ground between host system and drive.
HOST DATA	I/O	3-18	16-bit bi-directional data bus between the host and the drive.
D0-D15			D0-D15 are used to transfer 8-bit information for register and ECC
			READ/WRITE. Data Bit D7 is disabled when the host reads the digital input
			register.
			These are tri-state lines with 24mA drivers.
GROUND		19	Ground between host system and drive.
KEY		20	Unused pin for keying ribbon cable to the drive.
– HOST IO CH RDY	OUT	21	Enables host wait state generation to lengthen the I/O read and write cycles.
			Driven low by the drive immediately upon detecting a valid I/I address select.
GROUND		22	Ground between host system and drive.
-HOST IOW	IN	23	Write strobe. Clocks data from the OF – HOST to the drive over data lines
			D0-D7 and/or D8-D15 on the rising edge of HOST IOW.
GROUND		24	Ground between host system and drive.
-HOST IOR	IN	25	Read strobe. Clocks data from the drive to host data lines D0-D7 and/or
			D8-D15 on the rising edge of $-HOST IOR$.
GROUND		26	Ground between host system and drive.
RESERVED		27	Reserved for future definition.
HOST ALE	IN	28	Address Latch Enable from the host. Not currently used, but provided to main-
			tain compatibility.
RESERVED		29	Reserved for future definition.
GROUND		30	Ground between host system and drive.
HOST IRO14	OUT	31	Interrupt signal to the host. Active only when the drive is selected and the
inder inder	001		drive interrupt enable bit is high. Goes to a high impedance state when the
			drive is not selected or the interrupt enable bit is low. The interrupt is cleared
			upon receiving the next command, when the status register is read or when
			the drive is reset.
-HOST IO CS16	OUT	32	Informs the host that one of the drive registers has been enabled and that the
	001		drive is prepared to perform a 16-bit I/O transer. Open collector output with
			24mA driver.
HOST ADDR 1	IN	33	Address line from the host to the drive that is used to select a register on the
		00	drive
GROUND		34	Ground between host system and drive.
HOST ADDR 0	IN	35	Address line from the host to the drive that is used to select a register on the
	** *	55	drive
HOST ADDR 2	IN	36	Address line from the host to the drive that is used to select a register on the
		50	drive
-HOST CS0	IN	37	Decoded address select from the host indicating that access to one of the 8
11001 000		57	task file registers is desired.
-HOST CSI	IN	38	Decoded address select from the host indicating that access to one of the 3
		50	diskette function registers is desired.
-HOST SLAVE	OUT	30	Indicates the presence of a second drive. When this signal is low a second
	001	57	drive is present. Open collector output with 24mA driver.
GROUND		40	Ground between host system and drive
GROOTE			OLOUR OCTOOL HOSE SISTORE and article

TABLE 1 — AT-Bus Interface Pin Assignments

AT SYSTEM BUS SIGNALS

The table below presents the signals on the AT system bus that are used by the AT-Bus interface. You should refer to Figure for the AT-Bus interface pinouts and their relationship with the AT system bus.

NOTE: The direction in Table 2 is in reference to the host system, i.e., IN means to the host system. PINS are in reference to the 40-pin AT system bus connector.

SIGNAL NAME	DIR	PIN	DESCRIPTION
SAO-SA9	OUT	A22-A31	System address bus
SD0-SD15	I/O	A2-A9 & C11-C18	System address bus
AEN	OUT	All	Signal indicating a DMA address is on the system address bus. Active when high.
– IOW	OUT	B13	Signals that the enabled I/O device should read the data on the data bus. Active when low.
– IOR	OUT	B14	Signals that the enabled I/O device should gate data onto the system data bus. Active when low.
BALE	OUT	B28	Indicates a valid system address is available. Active when changing from high to low.
IRQ14	IN	D7	System interrupt request indicating an I/O device needs attention. Active when changing low to high.
RESET	OUT	B2	Used to reset or initialize system hardware at power up. Active when high.
-IO CH RDY	IN	A10	Pulled low during a bus transaction by an enabled I/O device to lengthen the read/write cycles. Open collector onto host bus.

 TABLE 2 — AT System Bus Pin Assignments

AT-Bus Interface Pin Assignments

D	ISK CONNECTOR		AT BUS CO	DNNECTOR
PIN NO	SIGNAL NAME	DIRECTION	PIN NO	SIGNAL NAME
1	-HOST RESET	- INV	B2	RESET DRV
2	GROUND			GROUND
3	HOST DATA 7	\leftrightarrow	A2	SD7
4	HOST DATA 8	\leftrightarrow	C11	SD8
5	HOST DATA 6	↔	A3	SD6
6	HOST DATA 9	\leftrightarrow	C12	SD9
7	HOST DATA 5	\leftrightarrow	A4	SD5
8	HOST DATA 10	↔	C13	SD10
9	HOST DATA 4	\leftrightarrow	A5	SD4
10	HOST DATA 11	↔	C14	SD11
11	HOST DATA 3	\leftrightarrow	A6	SD3
12	HOST DATA 12	\leftrightarrow	C15	SD12
13	HOST DATA 2	\leftrightarrow	A7	SD2
14	HOST DATA 13	\leftrightarrow	C16	SD13
15	HOST DATA 1	\leftrightarrow	A8	SD1
16	HOST DATA 14	\leftrightarrow	C17	SD14
17	HOST DATA 0	\leftrightarrow	A9	SD0
18	HOST DATA 15	\leftrightarrow	C18	SD15

PC40-III SERVICE MANUAL

D	ISK CONNECTOR		AT BUS CO	DNNECTOR
PIN NO	SIGNAL NAME	DIRECTION	PIN NO	SIGNAL NAME
19	GROUND			GROUND
20	KEY			NO CONNECTION
21	-HOST IO CH RDY	\rightarrow	A10	-IO CH RDY
22	GROUND			GROUND
23	-HOST IOW		B13	-IOW
24	GROUND			GROUND
25	-HOST IOR		B14	-IOR
26	GROUND			GROUND
27	RESERVED			NO CONNECTION
28	HOST ALE	-	B28	BALE
29	RESERVED			NO CONNECTION
30	GROUND			GROUND
31	HOST IRQ14	\rightarrow	D7	IRQ14
32	-HOST IOCS16	\rightarrow	D2	-IOCS16
33	HOST ADDR 1	~	A30	SA1
34	GROUND			GROUND
35	HOST ADDR0	-	A31	SA0
36	HOST ADDR2	-	A29	SA2
37	-HOST CS0			
38	-HOST CS1			
39	-HOST SLV			
40	GROUND			GROUND

AT-Bus Interface Pin Assignments (continued)

NOTES: All grounds are connected together on the ground plane of the adapter board.

-HOST CS0, -HOST CS1 and -HOST SLV are generated on the adapter board; there are no directly related AT-Bus signals.

Recommended [1] Connectors

CABLE CONNECTOR	DISK DRIVE [2]	HOST (CPU) [3]
DESCRIPTION	CONNECTOR	CONNECTOR
DC POWER PLUG	AMP 1-4807222-0	AMP 1-480424-0
DC POWER PIN	AMP 350079-4	AMP 350078-4
I/O CONNECTOR	BURNDY FRHL40R-2	BURNDY FRS40BD-8P
III THESE MUMDEDS ADE D	OD SIZE BEFEDENCE ONI V	

[1] THESE NUMBERS ARE FOR SIZE REFERENCE ONLY

[2] PROVIDED BY DRIVE VENDOR

[3] PROVIDED BY COMMODORE

I/O INTERFACE CIRCUIT

NOTE: Wiring shall be ribbon cable or twisted pair.



	CBM PART NUMBER	DESCRIPTION	VENDOR
03	324594-02	TERMINAL 4.6 X 0.3 DIN 46247	WEITKOWITZ 44113
05	903451-10	TERMINAL RING TONGUE ϕ 4.3 DIN 4623	MOLEX AA
06	905451-01	TERMINAL RING TONGUE φ 3.2 DIN 46234	
07	903733-10	LEAD WIRE	STRIPLENGTH 2 X 3 MM
08	903753-10	LEAD WIRE AWG 18 BLACK $L = 60 MM$	
09	906475-05	TUBEHEAT SHRINK	

PC40-III FLOPPY DISK DRIVE - 380825-01 (Dark Bezel); 380825-02 (Light Bezel)

SCOPE

This specification describes 5-1/4 " double-sided 96-TPI minifloppy disk drive (hereafter abbreviated as FDD) CHINON FZ-506.

FEATURES

The features of the FZ-506 are as follows:

(1) Large Capacity Up-to 1.6M bytes

The FZ-506 is a double-sided, high-density, double-track type and its capacity is 1.6M bytes, in unformatted mode. The read/write selection of the high density 1.6M bytes, 96 TPI and double density 1M bytes, 96 TPI disk can be carried out by changing either the motor speed (360 rpm/300 rpm) or transfer rate (500K BPS/300K BPS). In addition, as the data retrieval from 250K bytes, 48 TPI disk to 500K bytes, 96 TPI disk is possible, the former software packages can be read. (2) Pop-up Mechanism

- With the newly employed pop-up mechanism, the disk can be loaded/unloaded with ease, preventing mischucking at disk insertion.
- (3) Low Power Consumption

As a newly designed LSI (C-MOS chip) is employed in the read/write and control circuits, high performance and low power consumption are achieved. In stand-by mode, power consumption is only 1.59W, and in operation mode 3.81W, making system design easy.

(4) Built-in Disk-in sensor

With the built-in disk-in-sensor, when no disk is loaded, the motor is stopped. This extends the motor service life and reduces power consumption. When chucking the disk, the DD motor is rotated temporarily to assure the centering of the disk. DISK CHANGE signal will be output by the sensor, also.

(5) Various Disk Readings

With the FZ-506, the various disk readings shown below are possible, existing software written in 48 TPI format can be used without any conversion.

Disk Used			High Density		
Track Density	48	TPI	96 TPI		96 TPI
Storage Capacity	250 KB	500 KB	500 KB	1 MB	1.6 MB
Rate of Data Transfer	250K/300K BPS	250K/300K BPS	250K/300K BPS	250K/300K BPS	500K BPS
Rotational Speed	300/360 rpm	300/360 rpm	300/360 rpm	300/360 rpm	360 rpm
Data Read	0	0	0	0	0
Data Write	*0	*0	0	0	0

* Data can be read by this drive, but data can not be read by a head made solely for 48 TPI use.

SPECIFICATIONS

Specification (1)

ltem			CHARACTERISTIC					
		HIGH DENSITY		NORMAL DENSITY				
Recording mode		FM	MFM	FM	MFM			
		Per disk	833 KB	1666 KB	500 KB	1000 KB		
ity	Unformatted	Per track	5.208 KB	10.416 KB	3.125 KB	6.25 KB		
apac		Per disk	615 KB	1229 KB	368.640 KB	737.280 KB		
de c		Per track	3840 B	7680 B	2304 B	4608 B		
Stora	Formatted	Number of sectors	1	5	1	6		
		Per sector	256 B	512 B	128 B	256 B		
Rec	ording density		4935 BPI	9870 BPI	2961 BPI	5922 BPI		
Rate of data transfer		250K BPS	500K BPS	125K/150K BPS	250K/300K BPS			
	Power-on to rea	dy time	0.5 sec or less					
ine.	Single track see	k time		3 msec				
ess t	Average access	time		94 n	nsec			
Acc	Settling time		15 msec					
	Average latency	time	83.3	msec	100 msec/	/83.3 msec		
Rot	ation speed		360 rpm			300/360 rpm		
Nun	nber of tracks		160					
Nun	nber of cylinders		80					
Tra	ck density		96 TPI					
Nun	nber of heads		2					
Nun	nber of index		1					
ck	Outer	Side 0		57.15	i0 mm			
of tra	track	Side 1		55.03	3 mm			
lius c	Inner	Side 0		36.24	8 mm			
Rac	track	Side 1		34.13	1 mm			

Specification (2)

ltem	Specification				
Physical dimensions	146 (W) × 41 (H) × 193 (D) mm			
Weight	approx. 1 kg				
Power supply	DC+12 V ±5%				
	DC +5 V ±5%				
		+5 V	+12 V	POWER	
	Stand-by	290 mA TYP.	14 mA TYP.	1.62 W TYP.	
	Read	330 mA TYP.	200 mA TYP.	4.05 W TYP.	
Power consumption	Write	330 mA TYP.	210 mA TYP.	4.17 W TYP.	
	Seek	260 mA TYP.	440 mA TYP.	6.58 W TYP.	
	Spindle Motor Starting current (0.5 sec. max.)		900 mA MAX.		
Directore allowers	DC +12 V	Less than 150 mVp-p (including spike noise)			
Ripple voltage allowance	DC +5 V	Less than 100 mVp-p (including spike noise)			
Noise	Less than 55 phons (class A) (separated from the drive by 1m)				
Cohinet en cifications	Front panel	Material: ABS	Color: Beige		
Cabinet specifications	Front lever	Material: ABS	Color: Beige		

Installation Conditions

ltem	Specification					
Mounting position						
	Horizontal Vertical In horizontal position, the front panel can be raised a maximum of 15°.					
		During operation	5 ~ 45°C			
	Temperature	During non-operation	0 ~ 50°C			
		During storage	-20 ~ 60°C			
Environment conditions		During operation	20~80% RH Maximum wet bulb temperature 29°C			
	Humidity	During non-operation	$5 \sim 90\%$ RH No dew condensation			
		During storage	$8 \sim 90\%$ RH No dew condensation			
	Temperature change		15°C/H			
	During operation	Continuous vibratio	Amplitude Less than 0.5 mm 5 ~ 25 Hz 0.25G 25 ~ 100 Hz			
Vibration		Single vibration	Less than 10G (10 ms)			
VIDIALION	During non-operation Continuous vibration		Amplitude Less than 7 mm 5 ~ 9 Hz 0.5G 9 ~ 100 Hz			
	(W/Protect sheet)	Single vibration	Less than 30G (10 ms)			
Drop shock	Fall height in packing State: 70 cm (corner: one time, sides: three times, flat surfaces: six times)					

Reliability

ltem			Specification	
	мт	BF	10,000 POH	
Drive	мт	TR	0.5 H	
	Dri	ve life	Five years	
	So	ftware errors	10 ⁻⁹ times/bit	
Error rate	Ha	rdware errors	10 ⁻¹² times/bit	
	See	ek errors	10 ^{-s} times/seek	
	Drive	Number of mountings of the media	30,000 times or more	
		Seek	10,000,000 seeks or more	
Life		Head	10,000 H or more	
	edia	Number of identical track passes	3,000,000 passes or more	
	-1 ₩e	Number of mountings	10,000 times or more	

* Maintenance is not required under normal use conditions.

*1 Reference value

DIMENSIONS









INTERFACE SIGNALS

The interface signal has 12 input signal lines and 5 output signal lines.

Signal Voltage Levels

The interface signal interfaces with the controller at the TTL level. For all signals, low is true. The I/O signal level into the drives have the following specifications.

(1) Inp	out level	0V to + 0.40V
Hi	gh level	+2.40V to +5.25V
Ing	out impedance	150Ω
(2) Ou	tput signal	
Lo	w level	0V to +0.40V
Hig	gh level	+ 5.25V max. (by receiving the end terminator)
Ou	tput current (for low level)	48 mA (max.)
Ou	tput current (for high level)	250 µA (max.)

Input Signals

(1) DRIVE SELECT 0 to 3 signal lines

When one of these signal lines goes into low level, the drive corresponding to the signal line is selected and the I/O gate is opened. Up to four drives can be controlled using these four signal lines. The drive corresponding to one of the DRIVE SELECT 0 to 3 signal lines is determined by the position of the short plug in the drive.

(2) MOTOR ON signal line

This line controls the ON/OFF of the spindle motor. When this signal line is set to low level, the spindle motor revolves. When it is set to high level, it stops. 0.5 seconds is the required start up time of the spindle motor. The motor start operation is not executed when no disk is loaded.

This signal operates independently of the DRIVE SELECT signals.

(3) DIRECTION SELECT signal line

This signal determines the direction of movement of the head when a pulse is sent via the STEP signal line. When this signal line is set to low level and the STEP signal pulse is sent, the head moves towards the center of the disk. When it is set to high level and the STEP signal pulse is sent, the head moves away from the center.

The logic level of this signal should be held for at least 1 microsecond after the trailing edge of the STEP pulse.

(4) STEP signal line

This signal line moves the head. With the rise of a single low level pulse, this signal line changes from LOW level to HIGH level and the head moves one track in the direction determined by the DIRECTION SELECT signal.

However, this signal is not accepted when the FDD is in WRITE mode. The head is stabilized 20 ms after the trailing edge of the last STEP pulse, and the FDD is ready for data read/write operation.

(5) WRITE GATE signal line

This signal line specifies drive write and read status. When this signal line is set to low level, write enable status occurs and the data is stored on the disk surface by the WRITE DATA signal. When this signal line is set to high level, read status occurs.

After the writing operation, a period of 1.2 ms is necessary before a valid READ DATA signal appears on the interface. (6) WRITE DATA signal line

Data written on the disk surface is transferred on the signal line. With the decline of the pulse sent to this signal line (when the signal line changes from the high level to the low level), data is written on the disk surface.

(7) SIDE SELECT signal line

This signal line selects the head.

When this signal line is set to high level, the side 0 head is selected; when it is set to low level, the side 1 head is selected. Side 0 stands for the one-sided medium recording surface.

The selection is completed 100 microseconds after the change of the SIDE SELECT signal line, and read/write becomes possible.

(8) MODE SELECT signal line

This signal status selects either 1.6M Byte mode or 1M Byte mode.

The line can be configured in positive or negative logic by position of short plug.

Output Signals

(1) INDEX signal line

Whenever the disk rotates once, this signal line outputs a low level pulse indicating the start of the track. A decline of the pulse signal (when this signal line changes from high level to low level) indicates the start of the track. However, the pulse is only output when the disk is inserted.

(2) TRACK 00 signal line

When this signal line is set to low level, the head is located at the track 00 position and the specific phase of the stepping motor is excited.

(3) WRITE PROTECT signal line

When this signal line is set to low level, the inserted disk cannot be written on. This signal line may also be set to low level even when no disk is inserted in the drive. The write function of the drive becomes inoperative when write-inhibited disk is inserted.

(4) READ DATA signal line

This signal line is used for the transfer of the pulse series read from the disk, in which clock pulses and data pulses are mixed. The negative-going edge (the moment of change from high level to low level) of the pulse output at this signal line indicates the readout data (clock and data pulses).

(5) READY signal line

When this output signal line is set to low level, the disk is inserted and the number of disk rotations is fixed. When the READY signal is ON, read and write operations can be performed on the disk. Immediately after the MOTOR ON signal is turned ON, power is supplied. After the disk is inserted, check that the READY signal is ON before perfor-

ming write and read operations. (6) DISK CHANGE signal

This signal line is set to low level by power on or when a disk is ejected, and set to high level by STEP signal input when a disk is loaded.



Input Signal Line Terminator

The FZ-506 is operable with either daisy chain or star chain systems. It is possible to use 4 pcs. Drives by daisy chain. When more than one drives are connected, termination resistors of all drives except the drive at the end of interface cable must be disconnected. (The termination resistors can be disconnected by taking away the short-plug at the connector J1-1) Each of the input signal lines has a 150Ω terminal resistor.

Interface Circuit

(1) Drives-receivers

When recommend the following drivers-receivers.



(2) Wire material Flat cables or twisted pair wires



POWER-ON SEQUENCE

Recalibration of the head position is performed during the power-sequence of the FDD. The figure below shows the power-on sequence.



POWER SUPPLY INTERFACE

Power Supply Specifications

The DC power (+12V, +5V) shown in Specification is required by the power supply. There are four power lines (+12V, +5V), and the two return lines).

Frame Ground

The frame ground and signal ground are connected through a capacitor and a resistor. The values are as follows: $R = 100 k\Omega$ $C = 0.01 \mu F$

Connect the frame ground where the AC ground and DC ground are one point connected in the host system.

Power Supply Sequence

- (1) The power ON sequence is not specified. However, the time in which the supplied power voltage rises up to 90% of the specified value, should be set to 100 ms or less.
- (2) If the drive is in a status other than write operation, and the DC power is disconnected, the disk and the data stored on the disk are not destroyed. However, its contents will be destroyed if the WRITE GATE is not set to high level.

INTERFACE CONNECTOR AND PIN ASSIGNMENT

Interface Connector

(1) DC power connector

	Drive Side	Host Side
Connector/housing	AMP 172349-1 or equivalent	AMP 1-480424-0 or equivalent
Pin	_	AMP 60619-1 or equivalent

(2) Interface signal connector

	Drive Side
Connector	Card Edge Connector

Pin Assignment

The assignment of each pin is shown.

This diagram shows the back of the drive.







CARD EDGE CONNECTOR

(1) DC Power connector

Pin number	Signal
1	+12V DC
2	+12V RETURN
3	+5V RETURN
4	+5V DC

(2) Interface signal connector

Pin number	Signal	Pin number	Signal		
2	MODE SELECT	1	GND		
*1 4	IN USE/HEAD LOAD	3	GND		
6	DRIVE SELECT 3	5	GND		
8	INDEX	7	GND		
10	DRIVE SELECT 0	9	GND		
12	DRIVE SELECT 1	11	GND		
14	DRIVE SELECT 2	13	GND		
16	MOTOR ON	15	GND		
18	DIRECTION SELECT	17	GND		
20	STEP	19	GND		
22	WRITE DATA	21	GND		
24	WRITE GATE	23	GND		
26	TRACK 00	25	GND		
28	WRITE PROTECT	27	GND		
30	READ DATA	29	GND		
32	SIDE SELECT	31	GND		
*2 34	READY/DISK CHANGE	33	GND		

GND: SIGNAL GROUND

*1: "HEAD LOAD" is optional. *2: As for switching over between READY and DISK CHANGE, see paragraph 9; SHORT PLUG.

SHORT PLUG AND FRONT LED

Short Plug

The assignment of each pin is shown.



This diagram shows the side of the drive.

CHINON FZ-506 high density 1.6 MB to 1 MB switchable floppy disk drive can be configured in several modes of operation using "SHORT-PLUGS" according to the table below.

	Connector "J1"												
Mode descriptions		2	3	4	5	6	7	8	9	10	11	12	13
 1.6 MB to 1 MB variable speed switchable using Pin #2 as change-over signal input Pin #2: High = 1.6 MB (360 rpm)/Low = 1 MB (300 rpm) *1 Pin #2: High = 1 MB (300 rpm)/Low = 1.6 MB (360 rpm) 	00	00	_	_	_	00	_	00	_	0	_ 0	0 0	_
1.6 MB to 1 MB switchable at 360 rpm, IBM PC/AT compati- ble, Pin #2 as change-over input Pin #2: High = 1.6 MB (360 rpm)/Low = 1 MB (360 rpm) *2	000		0 - 0	101	_	- - 0	_		_	0 0 0	-		0 0 0
1.6 MB 360 rpm non-switchable (Disregards pin #2 signal	0	0	_		_	0	_	0	-	-	_	0	_

The short-plug is factory set at this position

*2. PC40-III Close 1, 3, 6, 10, 13

13: DISK CHANGE "O" = Position closed "-" = Position open

Note: Position 1 through 5 of the "J1" are designated as follows.

POS. 1: Connect the termination resistors when closed

- POS. 2: Configure the drive as "DRIVE 0" when closed
- POS. 3: Configure the drive as "DRIVE 1" when closed
- POS. 4: Configure the drive as "DRIVE 2" when closed
- POS. 5: Configure the drive as "DRIVE 3" when closed
- Note: Only one of the positions 2 through 5 of "J1" can be closed. Above example demonstrates in the case of "DRIVE 0" and the termination resistors connected.

PIN #2: Card-Edge Connector (PJ1)-2

Front LED

The front LED lights when the DRIVE SELECT signal selected by the short plug is set to low level.

Handling of Connectors

- (1) Types of connectors
- 1. PJ1 : Interface connector (34-pin, card-edge type)
- 2. PJ2 : Power connector
- 3. PJ3 : Stepping motor connector
- 4. PJ4, 5 : Head connectors
- 5. PJ6 : DD motor connector and track 00 sensor connector
- 6. PJ7 : Disk-in sensor connector
- 7. PJ8 : Frond LED connector and index, write protect sensor connector
- 8. J1 : Short pin connector (13-pair) for drive selection
- (2) Removal of connector wire

Be sure that power switch is turned off whenever inserting or removing the connector wire, etc. Pull out the connector wire can be removed from the connector on the PC board.

(3) Insertion of connector wire

Each connector wire should be set in a proper position as shown in Fig.

Also, as each wire has a stripe on one side make sure to insert so that the striped side is the same side as the pin no. 1 of the connector.

(4) Insertion of head FPC

Side 0 and side 1 of the head FPC are shown in Fig. Make sure to properly insert side 0 FPC into connector PJ4 of control PCB and side 1 FPC into connector PJ5.



Functions of Test Points

The following eight test points (with GND) are provided on the control board, each of which is used in observing the waveform for FDD adjustment or check.

(1) TP1, TP2 (pre-amp output) and TPC (analog GND)

These are the test points of the read amp output.

Amplified about 200 times by pre-amp, the signal from the head can be observed at TP1 and TP2 through LPF. TP1 and TP2 are 180° phase off (inverted phase).

For accurate waveform observation, it is necessary to add the signals of both channels together (the signal of the one channel is inverted in phase) to observe these signals as one waveform using an oscilloscope with two channels. TP3 is used in grounding the oscilloscope.

TP1 and TP2 are used in checking the read/write head for its different characteristics or in checking and adjusting the tracking alignment, and the index burst timing.

(2) TP4 (read data signal)

This is the test point of the read data pulse. The READ DATA signal appears here.

In FM mode, a data signal with 2F or 1F period is observed, while MFM mode, a data signal with 2F, 1.5F or 1F period is observed. (See Table)

This test point is used in check of asymmetry.

Mode Frequency	1 MB	1.6 MB
2F	4 μs	2 μs
1.5F	6 µs	3 μs
1F	8 μs	4 μs

(3) TP5 (index sensor)

This is the test point of the index sensor photo-transistor output. A waveform with soft leading and trailing edges appears here, since the sensor output signal is taken out before flowing across the Schmitt inverter. Here it is necessary to check that the output voltage of the index sensor is normal (with no waveform split).

(4) TP6 (write protect sensor)

This is the test point of the write protect sensor photo-sensor photo-transistor output. The WRITE PROTECT output signal appears here. With a disk in which a measure for write protection is taken (its notches are masked), it becomes low level.

The voltage at this test point should be more than 3 V in the write enable state (the notches are open) and less than 0.5 V in the write protect state.

This test point is used in check of the write protect sensor.

(5) TP7 (Disk-in sensor)

This is the test point of the disk-in sensor photo-transistor output. This signal becomes low level when a disk is inserted into the FDD.

(6) TP8 (track 00 sensor)

This is the test point of the tract 00 sensor photo-transistor output. The voltage at this test point should be within the range shown in the Figure on the following page.



Adjust so that the level of the sensor output changes between track 01 (Low level) and track 03 (High level)



TEST POINTS AND CONNECTORS ON THE CONTROL PC BOARD ASSY.

NOTE: When the various signals are extracted, proper test pin should be mounted at the test point since the test point is not equipped with the test pin.

Sufficient caution should be taken for the mounting of test pin and wiring of signal lines because it may cause damage if test pin and other places are short circuited.

INSTALLING THE OPTIONAL COMMODORE 910 and 920 FLOPPY DRIVES

In addition to following the general installation instructions given in the manuals for the Commodore 910 and 920 floppy drives the user must also perform the specific procedures for PC40-III installation described below.

Commodore 910 Floppy Drive

To install the Commodore 910 3.5 inch 720Kb drive as Drive B: in the PC40-III, the user must do the following:

- Set the drive select jumper to position I.
- The M jumper should be in position 5.
- The R-D jumper should be in position 6.
- The first time you power up, use the Setup utility to identify your second drive (Diskette 2 on the menu) as a 720Kb 3.5 drive.

Commodore 920 Floppy Drive

To install the Commodore 920 5.25 inch 360Kb floppy drive as Drive B: in the PC40-III, the user must do the following:

- Set the drive select jumper to position 1.
- Cut JP6 (located on the bottom side of JP1) in half.
- The first time you power up, use the Setup utility to identify your second drive as a 360Kb 5.25 drive.



Location of Electrical Parts



SCHEMATIC DIAGRAM FOR CHINON FZ-506



APPENDIX C

KEYBOARD SECTION

INFORMATION IN THIS SECTION IS FOR REFERENCE ONLY. COMMODORE WILL NOT SUPPLY COMPONENT PARTS FOR OEM ASSEMBLIES.

PC40-III KEYBOARD — OPERATIONS

THE COMMODORE PC40-III KEYBOARD

The Commodore PC40-III keyboard is divided into four sections:

- the Typewriter Area
- the Special Key/Cursor Key area
- the Numeric Keypad
- the Function Keys

In using the Commodore PC40-III keyboard, note that:

- All the keys (except for the special keys) repeat as long as they are held down.
- You cannot interchange either the numeral zero (0) and the upper case letter O, or the numeral 1 and the lower case letter l.
- Keys may be program controlled. This means that their use is defined by the operating system, programming language or application software currently being used. The description of the specific function of these keys can be found in the MS-DOS User's Guide/User's Reference manual, or in the manual for the particular software being used.

In this appendix, whenever combinations of keys are to be pressed, the names of the keys to be pressed are separated by a hyphen. For example, Ctrl-Alt-Del means hold the Ctrl and Alt keys down and then press the Del key at the same time. See Appendix C for a list of special key sequences used in MS-DOS.

The following pages describe each area of the keyboard, including definitions of the individual keys in each area. To make full use of your PC40-III computer, you should become familiar with the names, locations and functions of all the keys.



FIGURE D-1. THE COMMODORE PC40-III KEYBOARD THE COMMODORE PC40-III KEYBOARD

THE NUMERIC KEYPAD

The Numeric Keypad is at the far right of the Commodore PC40-III keyboard. The keys in this section of the keyboard usually function as number and mathematical keys as long as the Num Lock light is on. With the Num Lock light off, you can use certain keys to control the position of the cursor on the screen and perform some special functions. Note that many of the functions of keys in the Special Key/Cursor Key area are available in the Numeric Keypad.

The NUM LOCK Key

When the computer is turned on, the Num Lock indicator light located above the Numeric Keypad goes on and the numeric keys 0 through 9 are locked into the numeric functions. To turn off Num Lock, press the Num Lock key and this light goes out.

The non-numeric functions on the Numeric Keypad keys (such as scrolling the cursor by using the 2, 4, 6 and 8 keys) can be obtained while Num Lock is on by holding down the Shift key and pressing the required key.

Controlling the Cursor from the Numeric Keypad

You can control cursor movement from the Numeric Keypad by using the 2, 4, 6 and 8 keys, as follows:

- the 8 key moves the cursor up
- the 2 key moves the cursor down
- the 6 key moves the cursor to the right
- the 4 key moves the cursor to the left

The cursor moves one line or one character position for each time a key is pressed. The cursor will move continuously as long as you are holding down a key.

The HOME key

This key (the 7 key) moves the cursor to the top left corner of the screen, which is known as the Home position.

The END key

This key (the 1 key) places the cursor one character position to the right of the last character on the line.

The PG UP key

The Pg Up (for "Page Up") key (the 9 key) is a program controlled key that moves the cursor to the previous page (a full page is 25 lines).

The PG DN key

The Pg Dn (for "Page Down") key (the 3 key) is a program controlled key that moves the cursor to the next page.

The INS key

Pressing the Ins (for "Insert") key (the 0 key) turns the Insert function on. Any characters typed while the Insert function is on are inserted at the cursor position. To turn the Insert function off, press the Ins key again. Any characters typed when Insert is off appear at the cursor position, overwriting (i.e., deleting) any character already at the cursor position.

The DEL key

Pressing the Del (for "Delete") key (the decimal point key) deletes the character at the cursor position. The cursor remains at that position and all the characters to the right of it move one position to the left.

The +, -, * and / keys

These keys are used for mathematical functions: + for addition, - for subtraction, * for multiplication and / for division. Pressing any one of these keys causes the selected sign to be displayed.

The ENTER key

You can press the Enter key on the Numeric Keypad to transmit a command or information to the computer. In other words, pressing this key has the same effect as pressing the Enter key on the main keyboard. This can be a program controlled key.

THE FUNCTION KEYS

The Function Keys are the keys located in the horizontal row of keys above the Typing Area, and marked F1 through F12. These keys are program controlled keys — that is, their use is controlled by whatever software you are currently using.

The DELETE key

Pressing the Delete key deletes the character at the cursor position. The cursor remains at the position and all the characters to the right of it move one position to the left.

The HOME key

This key moves the cursor to the top left corner of the screen, which is known as the Home position.

The END key

This key places the cursor one character position to the right of the last character on the line.

The PAGE UP key

The Page Up key is a program controlled key that moves the cursor to the previous page (a full page is usually 25 lines) in the program.

The PAGE DOWN key

The Page Down key is a program controlled key that moves the cursor to the next page in the program.

Controlling the Cursor from the Cursor Keypad

Cursor movement is program controlled — that is, cursor movement is defined and enabled by the operating system or application software currently being used. Note that in MS-DOS only the left and right cursor keys are active.

There are four cursor keys located in the Cursor Keypad located at the bottom of the keyboard, between the Typewriter Area and the Numeric Keypad. You can also move the cursor by using the 2, 4, 6, and 8 keys in the Numeric Keypad (see below). The cursor is controlled from the Cursor Keypad as follows:

- the up arrow key moves the cursor up

- the down arrow key moves the cursor down
- the right arrow key moves the cursor to the right
- the left arrow key moves the cursor to the left

The cursor moves one line or one character position for each time a key is pressed. The cursor will move continuously as long as you are holding down a key.

THE SPECIAL KEY/CURSOR KEY AREA

This area contains 13 keys, including a four key cursor keypad at the bottom and some special keys. Certain keys have dual functions (e.g., Pause/Break).

The PRINT SCREEN/SYSTEM REQUEST key

This is a dual function key. The Print Screen (PrtSc) function is used to give a printed copy of the information displayed on the screen. Alpha/numeric characters displayed on the screen, such as program listings, can be printed on any type of printer (daisy wheel, dotmatrix, laser, thermal, ink jet, etc.) printers. Graphics information cannot be reproduced on a daisy wheel printer and, depending on the software being run, may require a specific printer driver to be rendered fully. . . The System Request (SysRq) function is program controlled.

The SCROLL LOCK Key

This is a program controlled key. It is used typically to halt the scrolling of information on the screen. Usually, to resume scrolling, you press the key again.

The PAUSE/BREAK key

This is a dual function key. The Pause function is used typically to halt program execution temporarily.

The Break function is program controlled. It is activated by pressing Shift and Pause together. Under MS-DOS, Ctrl-Break has the same function as Ctrl-C: that is, it aborts the command currently being executed. In GW-BASIC, the Break key is used with the Ctrl key (i.e., in a Ctrl-Break sequence) to stop a program when it is running.

The INSERT key

Pressing the Insert key turns the Insert function on. Any characters typed while the Insert function is on are inserted at the cursor position, without overwriting (i.e., deleting) any character already at the cursor position. To turn the Insert function off, press the Ins key again. Any character typed when Insert is off appears at the cursor position and overwrites any character already at the cursor position.
The ALT key

There are two Alt (for "Alternate") keys, located at either end of the Space Bar in the bottom row of typing keys. The Alt key has a number of uses:

- Pressing the Alt key simultaneously with the Ctrl and Del keys restarts (or "reboots") MS-DOS.
- Within the GW-BASIC Interpreter, holding down the Alt key and pressing a single alphabetic key A through Z allows you to enter a GW-BASIC keyword automatically. This is fully described in the GW-BASIC Manual.
- Special characters can be entered using the Alt key and the number keys on the numeric keypad to the right of the main keyboard. Hold down the Alt key, type the three digit ASCII code for the required character and then release the Alt key. The character is then displayed. A list of ASCII character codes is shown in Appendix C of the GW-BASIC User's Guide.

The CTRL key

There are two Ctrl (for "Control") keys, located at either end of the bottom row of typing keys. The Ctrl key is a program controlled key. It is also used in conjunction with other keys to perform various control functions for MS-DOS.

The ESC key

The Esc (for "Escape") key, located at the far left of the top row of the keyboard, is a program controlled key.

The TAB key

This is the key with small horizontal arrows pointing left and right. The Tab key is located at the far left of the second from the top row of the typing keys. This key is used to set and remove tabs.

The Space Bar

This is the large key extending most of the way across the bottom of the main keyboard. This key is similar in location and function to the space bar on a typewriter. The Space Bar moves the cursor to the right, inserting spaces as it moves. If there are any characters in the path of the cursor movement, they are erased.

THE TYPEWRITER AREA

The Typewriter Area contains a standard (QWERTY) typing keyboard and some additional keys.

The SHIFT keys

There are two Shift keys in the Typewriter Area. They are oversized keys with an upward pointing arrow, and are located at each end of the row above the Space Bar. Holding down either Shift key and pressing any of the alphabetic keys causes the letter shown on that key to be displayed in upper case. In addition, the Shift keys are often used with other keys to perform special functions. If the Caps Lock or Num Lock light is on, pressing the SHIFT key cancels the effect. For example, if Caps Lock is on and you hold down the SHIFT key and press the A key, then the lower case letter (i.e., a) is displayed.

The CAPS LOCK key

Pressing the Caps Lock key at the left side of the middle row of typing keys locks the characters A through Z into the upper case position. When you first press the Caps Lock key, an indicator light located above the Numeric Keypad goes on. To release the Caps Lock key, you press the key again and this light goes out.

Lower case characters can be obtained while the Caps Lock light is on by holding down the SHIFT key and pressing the required letter key.

The BACKSPACE key

This is an oversized key located on the far right side of the top row of the main keyboard, and having a small horizontal arrow pointing left. Pressing the Back space key causes the character to the LEFT of the cursor to be erased, while the cursor and any characters to the RIGHT of the cursor move one position to the left.

The ENTER key

There are two Enter keys: one on the main keyboard, and one in the Numeric Keypad. The Enter key on the main keyboard is located at the right side of the middle row. On the top of this key is a right-angled arrow that points left. You must press the Enter key to transmit a command or information to the computer. The Enter key (which can be program controlled) may be referred to as a Return key or as a CR (Carriage Return) key in some program documentation.

PC40-III KEYBOARD — HARDWARE

Commodore P/N	Country
312702-01	United Kingdom
312709-02	United States
312702-03	German
312702-04	Italian
312702-05	French
312702-06	Spain
312702-07	Dutch
312702-08	Denmark
312702-09	Norway
312702-10	Sweden/Finland

Key Scan Codes

All keys have two different 8 bits codes, a "Make" -code and a "Break" -code. (except ‡-marked keys) These codes only differ in the MSB (bit 7).

Make-code : MSB = 0

Break-code : MSB = 1

A "Make"-code is transmitted once a key is depressed.

A "Break"-code is transmitted for any released key.

‡-marked keys have custom output codes.

See code table-4.

Clock and Data Signals

(1) Data — The transmitted serial data that consists of 1 start bit followed by 8 bits scan code. Data is transmitted LSB first.

(2) Clock — The synchronizing signal that gives timing to nine bits of transmitted data.

16 Characters FIF0 Buffer

The keyboard has a 16 characters FIFO buffer for serial data transmission.

When a key is on or off, the corresponding code is once stored into FIF0 buffer in accordance with the regular sequence of switch-on or switch-off keys and then transmitted in the sequence. However, the keys after 16th keys are ignored on account of buffer full.

Auto repeat function

The keyboard has auto-repeat feature on all keys.

When a key is depressed, the corresponding "Make"-code is transmitted with clock. If the key is held down for more than 500 ms with any other keys off, the keyboard keeps on sending the code with clock at the rate of 10.89 characters per second until the data key is off or another new key is on.

In case of the plural key on, only the last on-key data code is transmitted like that.

Handshake feature

The keyboard senses the clock line at intervals of approx. 10 ms during key scanning. On sensing the clock line low, resenses the line low or not for approx. 3.5 ms.

Confirming the line low, stops key-scanning and transmitting the data. After that the keyboard waits until the clock line high. The line high, sends status data "Hex AA". Then the keyboard clears FIF0 buffer and all LEDs get dark.

Caps Lock, Num Lock and Scroll Lock indication

Depressing the "Caps-Lock", "Num-Lock", and "Scroll-Lock" keys turn on each of their LED's indication. The color of these LED's is green.

This state is latched until the key is depressed for the second time. Pressing the "Caps-Lock", "Num-Lock" and "Scroll-Lock" keys, in conjunction with the "Ctrl" key is not toggle each of their LED's status. If the clock line is tied low for more than 3.5 ms, these LEDs are turned off after the clock line high.



ELECTRICAL REQUIREMENT

Device Description	Parameter
Keyswitch Contact	12 Vdc with 200 micro-second pulse width 1/50 duty cycle 1 mA maximum rating.
Keyswitch Bounce	5 millisecond initial, 10 millisecond over lifetime.
Keyswitch Contact Resistance	1,000 ohms - maximum
Keyswitch Capacitance	500 pF - maximum
Withstanding Voltage (Dielectric)	250 Vac @ one (1) minute
Voltage - Vcc	$+5$ Vdc, ± 0.25 Vdc
Current	300 mA - maximum
Output Logic	"1" = 2.4 Vdc - minimum; "0" = 0.4 Vdc - maximum
Rollover	N-Key rollover shall be provided on all keyswitches.
Reset	Keyboard circuitry shall allow for internal power on reset.

MECHANICAL PARAMETER

Keyswitches	Requirements
Operating Force	51 grams (Typical)
Zero Travel Force	15 ± 10 grams at 0.5mm Travel
Full Travel Force	90 ± 25 grams at 0.5mm Above Full Travel.
Key Travel	4.3 ± 0.5 mm; 4.0 ± 0.5 mm
Key Wobble	0.7mm, Maximum: (+) 300 grams Force Applied to Top of Key in any Direction.

ENVIRONMENTAL SPECIFICATION

Description	Requirement	
Operating Temperature	-5 deg C to +50 deg C	
Operating Humidity	20% to 80% RH, non-condensing	
Operating Altitude	0 to 3,000 meters	
Storage Temperature	-20 deg C to +65 deg C	
Storage Humidity	5% to 95% RH, non-condensing	
Storage Altitude	0 to 15,000 meters	
Shock (impact)	30-G @ 21 mseconds, 1/2 sine, two (2) shocks in each of six (6) planes (directions).	

RELIABILITY REQUIREMENT

MTBF: 20,000 Hours MTTR: 0.5 Hour. Switch Operating Life: Standard Key — Five (5) Million Cycles; Function Key — Three (3) Million Cycles.







KEYBOARD ARRANGEMENT

CIRCUIT DIAGRAM



APPENDIX D

OPTIONS SECTION

- VIDEO PARAMETERS
- 1403 MONITOR SPECS
- 1352 MOUSE SPECS

INFORMATION IN THIS SECTION IS FOR REFERENCE ONLY. COMMODORE WILL NOT SUPPLY COMPONENT PARTS FOR OEM ASSEMBLIES.

PC40-111 VIDEO MODES

VIDEO MODE NOTES

The Onboard Video Adapter is 100% IBM VGA compatible and can also be placed in CGA and MDA hardware compatible video modes. The Hardware MDA mode also is 100% Hercules compatible and will run all Hercules software. The Hardware CGA mode also includes Plantronics mode which can be exploited by any software which understands Plantronics special registers.

The PC40-III video output is always VGA compatible with a 31.5 KHz horizontal rate; vertical rate is either 60 or 70 Hz, depending on the VGA mode.

Dip switches 1, 2 and 3 in the CONFIG Control (located at the rear of the PC40-III) are used to set the default video mode. The switch settings are described clearly on the PC40-III's back label. The choices are as follows:

DISABLE VIDEO	— disables onboard video adapter
MDA/HERCULES	- sets hardware compatible MDA/Hercules mode.
CGA	- sets hardware compatible CGA/Plantronics mode.
VGA AUTO	- detects whether attached monitor is MONO or COLOR:
	If MONO is detected, VGA mode 7 is set.
	If COLOR is detected, VGA mode 2 is set.
	(See Video Mode Characteristics table in this appendix.)
VGA COLOR	- sets VGA color mode 2 by default regardless of monitor.
VGA MONO	- sets VGA mono mode 7 by default regardless of monitor.
132x43	- sets extended 132 column, 43 row text mode regardless of monitor.
132x25	- sets extended 132 column, 25 row text mode regardless of monitor

NOTE: EGA is a subset of VGA. EGA-based software will work when the system is configured as a VGA adapter.

USING THE VMODE UTILITY TO CHANGE VIDEO MODES

The VMODE utility provides a software method to change video modes. Just select the mode you want from the following table: then type the corresponding command and press Enter.

Video Mode	Command		
Hardware CGA	Vmode – c		
Hardware MDA/HERC	Vmode – m		
VGA Color	Vmode – vc		
VGA Mono	Vmode – vm		
132x25 Text	Vmode -t1		
132x43 Text	Vmode -t2		
Help	Vmode -h		

Invoking VMODE with the Help key will display the information in the table above, so if you are not sure of a command just type Vmode -h.

IMPORTANT: If you change the video mode setting by the hardware method, you must reboot the system before the changes will take effect. Video mode changes made by the VMODE utility or the MS-DOS MODE command will take effect immediately.

VIDEO MODE CHARACTERISTICS

ALPHANUMERIC MODES

MODE #	COL X ROW	CHAR MATRIX	RESOLUTION	COLORS	STANDARD
0, 1	40 X 25	8 X 8	320 X 200	16	CGA (1)
		9 X 16	360 X 400	16 OF 256K	VGA (2)
2, 3	80 X 25	8 X 8	640 X 200	16	CGA (1)
		9 X 16	720 X 400	16 OF 256K	VGA (2)
7	80 X 25	9 X 14	720 X 350	MONOCHROME	MDA
		9 X 16	720 X 400	MONOCHROME	VGA (2)
54	132 X 43	7 X 9	924 X 387	COLOR	ENHANCED
55	132 X 25	7 X 16	924 X 400	COLOR	ENHANCED
56	132 X 43	7 X 9	924 X 387	MONOCHROME	ENHANCED
57	132 X 25	7 X 16	924 X 400	MONOCHROME	ENHANCED

GRAPHICS MODES:

4, 5	320 X 200	4	CGA (1)
		4 OF 256K	VGA (1 & 2)
6	640 X 200	2	CGA
		2 OF 256K	VGA (1 & 2)
D	320 X 200	16 OF 256K	VGA (1)
E	640 X 200	16 OF 256K	VGA (1)
F	640 X 350	MONOCHROME	VGA
10	640 X 350	16 OF 256K	VGA
11	640 X 480	2 OF 256K	VGA/MCGA
12	640 X 480	16 OF 256K	VGA
13	320 X 200	256 OF 256K	VGA/MCGA

NOTES:

(1) All 200 line modes are double scanned for 400 line resolution.

(2) The VGA implementation of these modes is the default.

VIDEO SIGNALS

Vertical	cal Horizontal sync		Vertica	Vertical sync	
Resolution	Frequency	Polarity	Frequency	Polarity	
350 lines	31.5 KHz	+	70.1 Hz	-	
400 lines	31.5 KHz	_	70.1 Hz	+	
480 lines	31.5 KHz		59.9 Hz	-	
600 lines*	35.2 KHz	-	56.2 Hz	_	

*Requires an Analog MultiSync[®] compatible monitor.

HERCULES GRAPHICS MODE - PROGRAMMING NOTES

This mode is essentially a bitmapped version of the MDA. The video dot clock (16.257 Mhz) and the screen resolution (720x348 pixels) are identical. The memory requirement to hold one full display is just less than 32Kbytes: therefore, two display pages are available.

Page0: address b000:0000h to b000:7FFFh

Page1: address b000:8000h to b000:FFFFh

NOTE: Page 1 occupies address space used by CGA video memory. DO NOT switch to this page if an EXPANSION CGA adapter is installed. Hardware damage to the EXPANSION card or the motherboard may result!

The relevant registers are:

Hercules Enable Register - I/O addr 3bfh

- bit0: 0 disable setting graphics mode
 - 1 enable setting graphics mode
- bit1: 0 disable changing graphics pages
 - 1 enable changing graphics pages

Mode Register - I/O addr 3b8h

- bit1: 0 disable Hercules mode (default MDA)
- 1 enable Hercules graphics
- bit3: 0 video disable
 - 1 video enable
- bit5: 0 blink disable 1 - blink enable
- bit7: 0 Hercules Page0
 - 1 Hercules Pagel

Hercules 6845 CRTC parameters:

register	#0	36h
	#1	2dh
	#2	2fh
	#3	07h
	#4	5bh
	#5	00h
	#6	57h
	#7	53h
	#8	02h
	<i>#</i> 9	03h
	#a	00h
	#b	00h
	#c	00h
	#d	00h

Locating specific pixels within the bitmap may be performed with the following equation: byte offset = (8192* (Y mod 4)) + (90 * INT(Y mod 4)) + INT(X/8); bit position = 7 - (X mod 8): where: 0 < = X < = 719

0 < = Y < = 347

PLANTRONICS COLOR PLUS MODE(S) - PROGRAMMING NOTES

This mode is an enhancement to the graphics modes of the CGA. The dot clock is 14.318 Mhz in the 640x200 mode and 7.16 Mhz in the 320x200 mode. The 640x200 mode offers a choice of 4 out of 16 colors per pixel vs. black & white in the CGA mode with the same resolution. The 320x200 mode offers 16 out of 16 colors vs. 4 out of 16 colors for the comparable CGA mode.

Plantron	ics 68	45 CR	TC pa	rameters:		
(actually	the sa	ame as	CGA	320x200	&	640x200)

register	#0	38h
	#1	28h
	#2	2dh
	#3	0ah
	#4	7fh
	#5	06h
	#6	64h
	#7	70h
	#8	02h
	#9	01h
	#a	06h
	#Ъ	07h
	#c	00h
	#d	00h

The 32Kbytes of display RAM are divided into two bit planes.

Plane0 — Even scan lines @ addr b000:8000h to b000:9f3fh Plane1 — Even scan lines @ addr b000:c000h to b000:df3fh Odd scan lines @ addr b000:a000h to b000:bf3fh

Odd scan lines @ addr b000:e000h to b000:ff3fh

320x200 16 color BIT ORGANIZATION

bplane#	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
plane0	cl	c0	c 1	c0	cl	c0	cl	c0
planel	c3	c2	c3	c2	c3	c2	c3	c2
pixel#	pix	el O	pix	el I	pix	el 2	pix	el 3

bplane#	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
plane0	co	c0	co	_c0	со	c0	co	c0
planel	cl	c1						
pixel#	pixel0	pixel1	pixel2	pixel3	pixel4	pixel5	pixel6	pixel7

c2/1	c1/R	c0/G	c3/B	COLOR
0	0	0	0	black
0	0	0	1	blue
0	0	1	0	green
0	0	1	1	cyan
0	1	0	0	red
0	1	0	1	magenta
0	1	1	0	brown
0	1	1	1	white
1	0	0	0	gray
1	0	0	1	lt. blue
1	0	1	0	lt. green
1	0	1	1	lt. cyan
1	1	0	0	lt. red
1	1	0	1	lt. magenta
1	1	1	0	yellow
1	1	1	1	bright white

Autoconfig examines the expansion bus for any expansion Advanced Video Adapter BIOS in the 0C0000h — 0C7FFFh memory range. If an expansion video BIOS is found, then an external VGA or EGA controller is assumed to be on the bus and the onboard VGA controller is disabled to avoid conflict. If an expansion video BIOS is not found, the video output is configured in accordance with the default CONFIG Control video setting (see Appendices F and H), as defined by the CONFIG dip switches 1, 2 and 3.

You can add an expansion MDA or CGA compatible controller in conjunction with the onboard VGA controller to provide two video screens. (This makes many CAD packages easier to use.)

NOTE: When using the PC40-III's onboard video controller, a VGA compatible monitor such as Commodore Models 1403 and 1450 (monochrome) or 1950 (color) must be connected to the 15 pin video output connector (no matter what video mode you have selected).

If you want to use two video screens, there are several things you should remember. First, you should use a CGA, MDA or compatible adapter — one that has no BIOS ROM of any kind.

Also, if you were to use an MDA/Herc adapter (monochrome) and you have the CONFIG switches set for VGA color, the PC40-III will boot using your VGA monitor and you will see a blinking cursor on your monochrome monitor, indicating that it has been initialized.

If, while using the MDA/Herc adapter in the expansion port, you have the CONFIG switches on the back of the System Unit set to MDA/Herc, your PC40-III will use the monochrome monitor as the boot monitor and the VGA monitor will be initialized with the blinking cursor.

In either case, you can switch between the VGA and the monochrome monitors by using the MS-DOS MODE command. The syntax for the MODE command is as follows:

- MODE MONO sets the MDA as the default monitor
- MODE co80 places the onboard VGA adapter into 80 column mode and sets it as the default monitor
- MODE co40 places the onboard VGA adapter into 40 column mode and sets it as the default monitor

VIDEO DIP SWITCHES

Dip switches 1, 2 and 3 are set in combinations as shown below to enable the various video modes that the PC40-III supports.

DISABLE VIDEO MDA/HERC.	
CGA VGA AUTO.	
VGA COLOR VGA MONO.	123
132 COL. X 43 ROW 132 COL. X 25 ROW	123

CHANGING DIP SWITCHES

WARNING: POWER OFF UNIT BEFORE

PIN DEFINITIONS FOR VIDEO PORT

5	4	32	1	
1	•		•	
10 0		8)/
	•	•	P •	J
15	14	13 1	2 11	

Pin	Function
1.	Red Video
2.	Green Video
3.	Blue Video
4.	Monitor ID Bit 2 (not used)
5.	ground
6.	Red Return (ground)
7.	Green Return (ground)
8.	Blue Return (ground)
9.	Key (no pin)
10.	Sync Return (ground)
11.	Monitor ID Bit 0 (not used)
12.	Monitor ID Bit 1 (not used)
13.	Horizontal Sync
14.	Vertical Sync
15.	not used

Monitor ID Bits are not used in VGA.

Monitor type is determined on power up by an automatic sensing circuit.

PIN DEFINITIONS FOR MULTISYNC ADAPTER CABLE







NOTE: Many Multisync monitors come equipped with a compatible adapter.







1403 DEFLECTOR UNIT

1403 MONOCHROME VGA COMPATIBLE MONITOR

1. Cathode Ray Tube (CRT)

SERVICE MANUAL AVAILABLE UNDER CBM PART NUMBER 314882-01

	ON/OFF POWER
CONTRAST	BRIGHTNESS
5. Display Format Character format	t: 8 x 14 matrix 8 x 16
Capacity	9 x 16 : 80 characters x 25 rows 80 characters x 30 rows
6. Input Signal Video signal Horizontal drive Vertical drive	: 0 - 0.7 Vpp : 3.5 Vpp : 3.5 Vpp
7. Display Performa	ance
Picture Horizontal Vertical Linearity	DM-3014DM-3015: 240 mm \pm 3 mm250 mm \pm 3 m: 180 mm \pm 3 mm190 mm \pm 3 m: Character height or width will not vary for more than 10% from the average character size.
8. Geometric Distor	tion
DM-3014 : Horizontal Vertical DM-3015 ·	: ±2 mm : ±2 mm
Horizontal	: ±3 mm
Vertical	: ±3 mm

9. Video Cable Input Signal

$\int e^{-\frac{1}{2}}$	1	, 2	3	o 4	10	5
ľ	11	12	13	14		15
		Pin 2	- Vi	deo		
		Pin 5	- Se	lf test		
		Pin 7	- Gr	ound		
		Pin 10) - Gr	ound		
		Pin 13	3 - H-	sync		
		Pin 14	4 - V-	sync		

A. Cathout May Aube (
Size	: 14 inch diagonal (DM-3014)
	15 inch diagonal (DM-3015)
Deflection Angle	: 90 degrees
Neck Diameter	: 20 φ
Face Treatment	: dark glass, non-glare
Phosphor	: H192 or equivalent
2. Power Requirements	
Power source	: 110 / 220 volts AC, 0.55 Amp.
Power consumption	: 50 watts
3. Deflection Characteri	stics
Horizontal	
Frequency	: 31.468 KHz
Blanking time	: 5.72 usec
Vertical	
Frequency	: 50 / 60 / 70 Hz
Vertical	
Blanking time	:
a. 50 Hz	
480 lines	: 4.236 msec
400 lines	: 6.844 msec
350 lines	: 8.496 msec
b. 60 Hz	
480 lines	: 0.905 msec
400 lines	: 3.511 msec
350 lines	: 5.163 msec
c. 70 Hz	
400 lines	: 1.130 msec
350 lines	: 2.728 msec
4. Video Response	
Bandwidth	: 30 MHz (-3dB)
Rise time	: 15 nsec max.
Fall time	: 15 nsec max.
Characters	: Up to 64 gray shades
Horizontal resolution	a : 640 / 720 pixels
Vertical resolution	: 350 / 400 / 480 lines

 \pm 3 mm \pm 3 mm











CONNECTION TABLE		
PIN NO.	FUNCTION	
1	Yв	
2	Ха	
3	YA	
4	Хв	
5	NC	
6	BUTTON #1 (LEFT)	
7	+5 V	
8	GND	
9	BUTTON #2 (RIGHT)	

1352 MOUSE



D-11

APPENDIX E

~

TECHNICAL UPDATES

